mirror of
https://github.com/edk2-porting/linux-next.git
synced 2025-01-09 22:24:04 +08:00
61fa969f27
Up to now all our SoCs had the 5 IM ranges in a consecutive order. To accomodate the SVIP we need to support IM ranges that are scattered inside the register range. Signed-off-by: John Crispin <blogic@openwrt.org> Patchwork: http://patchwork.linux-mips.org/patch/4237/
26 lines
778 B
C
26 lines
778 B
C
/*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published
|
|
* by the Free Software Foundation.
|
|
*
|
|
* Copyright (C) 2010 Thomas Langer <thomas.langer@lantiq.com>
|
|
*/
|
|
|
|
#ifndef _FALCON_IRQ__
|
|
#define _FALCON_IRQ__
|
|
|
|
#define INT_NUM_IRQ0 8
|
|
#define INT_NUM_IM0_IRL0 (INT_NUM_IRQ0 + 0)
|
|
#define INT_NUM_IM1_IRL0 (INT_NUM_IM0_IRL0 + 32)
|
|
#define INT_NUM_IM2_IRL0 (INT_NUM_IM1_IRL0 + 32)
|
|
#define INT_NUM_IM3_IRL0 (INT_NUM_IM2_IRL0 + 32)
|
|
#define INT_NUM_IM4_IRL0 (INT_NUM_IM3_IRL0 + 32)
|
|
#define INT_NUM_EXTRA_START (INT_NUM_IM4_IRL0 + 32)
|
|
#define INT_NUM_IM_OFFSET (INT_NUM_IM1_IRL0 - INT_NUM_IM0_IRL0)
|
|
|
|
#define MIPS_CPU_TIMER_IRQ 7
|
|
|
|
#define MAX_IM 5
|
|
|
|
#endif /* _FALCON_IRQ__ */
|