mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-28 23:23:55 +08:00
ca2a88f56a
- Various cleanups especially in NAND tests
- Add support for NAND flash on BCMA bus
- DT support for sh_flctl and denali NAND drivers
- Kill obsolete/superceded drivers (fortunet, nomadik_nand)
- Fix JFFS2 locking bug in ENOMEM failure path
- New SPI flash chips, as usual
- Support writing in 'reliable mode' for DiskOnChip G4
- Debugfs support in nandsim
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.12 (GNU/Linux)
iEYEABECAAYFAlDSAa4ACgkQdwG7hYl686MMcACeNYa//ghPtccb5L+IRXsqaFDL
Yi4AoLWOaOjN8qM4KUF/bfMEkwNGAePz
=DaAQ
-----END PGP SIGNATURE-----
Merge tag 'for-linus-20121219' of git://git.infradead.org/linux-mtd
Pull MTD updates from David Woodhouse:
- Various cleanups especially in NAND tests
- Add support for NAND flash on BCMA bus
- DT support for sh_flctl and denali NAND drivers
- Kill obsolete/superceded drivers (fortunet, nomadik_nand)
- Fix JFFS2 locking bug in ENOMEM failure path
- New SPI flash chips, as usual
- Support writing in 'reliable mode' for DiskOnChip G4
- Debugfs support in nandsim
* tag 'for-linus-20121219' of git://git.infradead.org/linux-mtd: (96 commits)
mtd: nand: typo in nand_id_has_period() comments
mtd: nand/gpio: use io{read,write}*_rep accessors
mtd: block2mtd: throttle writes by calling balance_dirty_pages_ratelimited.
mtd: nand: gpmi: reset BCH earlier, too, to avoid NAND startup problems
mtd: nand/docg4: fix and improve read of factory bbt
mtd: nand/docg4: reserve bb marker area in ecclayout
mtd: nand/docg4: add support for writing in reliable mode
mtd: mxc_nand: reorder part_probes to let cmdline override other sources
mtd: mxc_nand: fix unbalanced clk_disable() in error path
mtd: nandsim: Introduce debugfs infrastructure
mtd: physmap_of: error checking to prevent a NULL pointer dereference
mtg: docg3: potential divide by zero in doc_write_oob()
mtd: bcm47xxnflash: writing support
mtd: tests/read: initialize buffer for whole next page
mtd: at91: atmel_nand: return bit flips for the PMECC read_page()
mtd: fix recovery after failed write-buffer operation in cfi_cmdset_0002.c
mtd: nand: onfi need to be probed in 8 bits mode
mtd: nand: add NAND_BUSWIDTH_AUTO to autodetect bus width
mtd: nand: print flash size during detection
mted: nand_wait_ready timeout fix
...
206 lines
4.5 KiB
Plaintext
206 lines
4.5 KiB
Plaintext
/*
|
|
* Copyright 2012 Stefan Roese <sr@denx.de>
|
|
*
|
|
* The code contained herein is licensed under the GNU General Public
|
|
* License. You may obtain a copy of the GNU General Public License
|
|
* Version 2 or later at the following locations:
|
|
*
|
|
* http://www.opensource.org/licenses/gpl-license.html
|
|
* http://www.gnu.org/copyleft/gpl.html
|
|
*/
|
|
|
|
/include/ "skeleton.dtsi"
|
|
|
|
/ {
|
|
compatible = "st,spear600";
|
|
|
|
cpus {
|
|
cpu@0 {
|
|
compatible = "arm,arm926ejs";
|
|
};
|
|
};
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
reg = <0 0x40000000>;
|
|
};
|
|
|
|
ahb {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "simple-bus";
|
|
ranges = <0xd0000000 0xd0000000 0x30000000>;
|
|
|
|
vic0: interrupt-controller@f1100000 {
|
|
compatible = "arm,pl190-vic";
|
|
interrupt-controller;
|
|
reg = <0xf1100000 0x1000>;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
|
|
vic1: interrupt-controller@f1000000 {
|
|
compatible = "arm,pl190-vic";
|
|
interrupt-controller;
|
|
reg = <0xf1000000 0x1000>;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
|
|
clcd@fc200000 {
|
|
compatible = "arm,pl110", "arm,primecell";
|
|
reg = <0xfc200000 0x1000>;
|
|
interrupt-parent = <&vic1>;
|
|
interrupts = <12>;
|
|
status = "disabled";
|
|
};
|
|
|
|
dma@fc400000 {
|
|
compatible = "arm,pl080", "arm,primecell";
|
|
reg = <0xfc400000 0x1000>;
|
|
interrupt-parent = <&vic1>;
|
|
interrupts = <10>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gmac: ethernet@e0800000 {
|
|
compatible = "st,spear600-gmac";
|
|
reg = <0xe0800000 0x8000>;
|
|
interrupt-parent = <&vic1>;
|
|
interrupts = <24 23>;
|
|
interrupt-names = "macirq", "eth_wake_irq";
|
|
phy-mode = "gmii";
|
|
status = "disabled";
|
|
};
|
|
|
|
fsmc: flash@d1800000 {
|
|
compatible = "st,spear600-fsmc-nand";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
reg = <0xd1800000 0x1000 /* FSMC Register */
|
|
0xd2000000 0x0010 /* NAND Base DATA */
|
|
0xd2020000 0x0010 /* NAND Base ADDR */
|
|
0xd2010000 0x0010>; /* NAND Base CMD */
|
|
reg-names = "fsmc_regs", "nand_data", "nand_addr", "nand_cmd";
|
|
status = "disabled";
|
|
};
|
|
|
|
smi: flash@fc000000 {
|
|
compatible = "st,spear600-smi";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
reg = <0xfc000000 0x1000>;
|
|
interrupt-parent = <&vic1>;
|
|
interrupts = <12>;
|
|
status = "disabled";
|
|
};
|
|
|
|
ehci@e1800000 {
|
|
compatible = "st,spear600-ehci", "usb-ehci";
|
|
reg = <0xe1800000 0x1000>;
|
|
interrupt-parent = <&vic1>;
|
|
interrupts = <27>;
|
|
status = "disabled";
|
|
};
|
|
|
|
ehci@e2000000 {
|
|
compatible = "st,spear600-ehci", "usb-ehci";
|
|
reg = <0xe2000000 0x1000>;
|
|
interrupt-parent = <&vic1>;
|
|
interrupts = <29>;
|
|
status = "disabled";
|
|
};
|
|
|
|
ohci@e1900000 {
|
|
compatible = "st,spear600-ohci", "usb-ohci";
|
|
reg = <0xe1900000 0x1000>;
|
|
interrupt-parent = <&vic1>;
|
|
interrupts = <26>;
|
|
status = "disabled";
|
|
};
|
|
|
|
ohci@e2100000 {
|
|
compatible = "st,spear600-ohci", "usb-ohci";
|
|
reg = <0xe2100000 0x1000>;
|
|
interrupt-parent = <&vic1>;
|
|
interrupts = <28>;
|
|
status = "disabled";
|
|
};
|
|
|
|
apb {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "simple-bus";
|
|
ranges = <0xd0000000 0xd0000000 0x30000000>;
|
|
|
|
serial@d0000000 {
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
reg = <0xd0000000 0x1000>;
|
|
interrupt-parent = <&vic0>;
|
|
interrupts = <24>;
|
|
status = "disabled";
|
|
};
|
|
|
|
serial@d0080000 {
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
reg = <0xd0080000 0x1000>;
|
|
interrupt-parent = <&vic0>;
|
|
interrupts = <25>;
|
|
status = "disabled";
|
|
};
|
|
|
|
/* local/cpu GPIO */
|
|
gpio0: gpio@f0100000 {
|
|
#gpio-cells = <2>;
|
|
compatible = "arm,pl061", "arm,primecell";
|
|
gpio-controller;
|
|
reg = <0xf0100000 0x1000>;
|
|
interrupt-parent = <&vic0>;
|
|
interrupts = <18>;
|
|
};
|
|
|
|
/* basic GPIO */
|
|
gpio1: gpio@fc980000 {
|
|
#gpio-cells = <2>;
|
|
compatible = "arm,pl061", "arm,primecell";
|
|
gpio-controller;
|
|
reg = <0xfc980000 0x1000>;
|
|
interrupt-parent = <&vic1>;
|
|
interrupts = <19>;
|
|
};
|
|
|
|
/* appl GPIO */
|
|
gpio2: gpio@d8100000 {
|
|
#gpio-cells = <2>;
|
|
compatible = "arm,pl061", "arm,primecell";
|
|
gpio-controller;
|
|
reg = <0xd8100000 0x1000>;
|
|
interrupt-parent = <&vic1>;
|
|
interrupts = <4>;
|
|
};
|
|
|
|
i2c@d0200000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "snps,designware-i2c";
|
|
reg = <0xd0200000 0x1000>;
|
|
interrupt-parent = <&vic0>;
|
|
interrupts = <28>;
|
|
status = "disabled";
|
|
};
|
|
|
|
rtc@fc900000 {
|
|
compatible = "st,spear600-rtc";
|
|
reg = <0xfc900000 0x1000>;
|
|
interrupts = <10>;
|
|
status = "disabled";
|
|
};
|
|
|
|
timer@f0000000 {
|
|
compatible = "st,spear-timer";
|
|
reg = <0xf0000000 0x400>;
|
|
interrupt-parent = <&vic0>;
|
|
interrupts = <16>;
|
|
};
|
|
};
|
|
};
|
|
};
|