mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-16 01:04:08 +08:00
5a2308da9f
Add a reset controller driver for the Canaan Kendryte K210 SoC. This driver relies on its syscon compatible parent node (sysctl) for its register mapping. Default this driver compilation to y when the SOC_CANAAN option is selected. The MAINTAINERS file is updated, adding the entry "CANAAN/KENDRYTE K210 SOC RESET CONTROLLER DRIVER" with myself listed as maintainer for this driver. Signed-off-by: Damien Le Moal <damien.lemoal@wdc.com> Reviewed-by: Philipp Zabel <p.zabel@pengutronix.de> Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com>
39 lines
1.6 KiB
Makefile
39 lines
1.6 KiB
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
obj-y += core.o
|
|
obj-y += hisilicon/
|
|
obj-$(CONFIG_ARCH_STI) += sti/
|
|
obj-$(CONFIG_ARCH_TEGRA) += tegra/
|
|
obj-$(CONFIG_RESET_A10SR) += reset-a10sr.o
|
|
obj-$(CONFIG_RESET_ATH79) += reset-ath79.o
|
|
obj-$(CONFIG_RESET_AXS10X) += reset-axs10x.o
|
|
obj-$(CONFIG_RESET_BCM6345) += reset-bcm6345.o
|
|
obj-$(CONFIG_RESET_BERLIN) += reset-berlin.o
|
|
obj-$(CONFIG_RESET_BRCMSTB) += reset-brcmstb.o
|
|
obj-$(CONFIG_RESET_BRCMSTB_RESCAL) += reset-brcmstb-rescal.o
|
|
obj-$(CONFIG_RESET_HSDK) += reset-hsdk.o
|
|
obj-$(CONFIG_RESET_IMX7) += reset-imx7.o
|
|
obj-$(CONFIG_RESET_INTEL_GW) += reset-intel-gw.o
|
|
obj-$(CONFIG_RESET_K210) += reset-k210.o
|
|
obj-$(CONFIG_RESET_LANTIQ) += reset-lantiq.o
|
|
obj-$(CONFIG_RESET_LPC18XX) += reset-lpc18xx.o
|
|
obj-$(CONFIG_RESET_MESON) += reset-meson.o
|
|
obj-$(CONFIG_RESET_MESON_AUDIO_ARB) += reset-meson-audio-arb.o
|
|
obj-$(CONFIG_RESET_NPCM) += reset-npcm.o
|
|
obj-$(CONFIG_RESET_OXNAS) += reset-oxnas.o
|
|
obj-$(CONFIG_RESET_PISTACHIO) += reset-pistachio.o
|
|
obj-$(CONFIG_RESET_QCOM_AOSS) += reset-qcom-aoss.o
|
|
obj-$(CONFIG_RESET_QCOM_PDC) += reset-qcom-pdc.o
|
|
obj-$(CONFIG_RESET_RASPBERRYPI) += reset-raspberrypi.o
|
|
obj-$(CONFIG_RESET_SCMI) += reset-scmi.o
|
|
obj-$(CONFIG_RESET_SIMPLE) += reset-simple.o
|
|
obj-$(CONFIG_RESET_STM32MP157) += reset-stm32mp1.o
|
|
obj-$(CONFIG_RESET_SOCFPGA) += reset-socfpga.o
|
|
obj-$(CONFIG_RESET_SUNXI) += reset-sunxi.o
|
|
obj-$(CONFIG_RESET_TI_SCI) += reset-ti-sci.o
|
|
obj-$(CONFIG_RESET_TI_SYSCON) += reset-ti-syscon.o
|
|
obj-$(CONFIG_RESET_UNIPHIER) += reset-uniphier.o
|
|
obj-$(CONFIG_RESET_UNIPHIER_GLUE) += reset-uniphier-glue.o
|
|
obj-$(CONFIG_RESET_ZYNQ) += reset-zynq.o
|
|
obj-$(CONFIG_ARCH_ZYNQMP) += reset-zynqmp.o
|
|
|