mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-27 06:34:11 +08:00
788437273f
The spi-s3c64xx uses a Samsung proprietary interface for talking to the DMA engine, which does not work with multiplatform kernels. This version of the patch leaves the old code in place, behind an #ifdef. This can be removed in the future, after the s3c64xx platform start supporting the regular dmaengine interface. An earlier version of this patch was tested successfully on exynos5250 by Padma Venkat. The conversion was rather mechanical, since the samsung interface is just a shallow wrapper around the dmaengine interface. Signed-off-by: Arnd Bergmann <arnd@arndb.de>
72 lines
2.2 KiB
C
72 lines
2.2 KiB
C
/* linux/arch/arm/plat-samsung/include/plat/s3c64xx-spi.h
|
|
*
|
|
* Copyright (C) 2009 Samsung Electronics Ltd.
|
|
* Jaswinder Singh <jassi.brar@samsung.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __S3C64XX_PLAT_SPI_H
|
|
#define __S3C64XX_PLAT_SPI_H
|
|
|
|
#include <linux/dmaengine.h>
|
|
|
|
struct platform_device;
|
|
|
|
/**
|
|
* struct s3c64xx_spi_csinfo - ChipSelect description
|
|
* @fb_delay: Slave specific feedback delay.
|
|
* Refer to FB_CLK_SEL register definition in SPI chapter.
|
|
* @line: Custom 'identity' of the CS line.
|
|
*
|
|
* This is per SPI-Slave Chipselect information.
|
|
* Allocate and initialize one in machine init code and make the
|
|
* spi_board_info.controller_data point to it.
|
|
*/
|
|
struct s3c64xx_spi_csinfo {
|
|
u8 fb_delay;
|
|
unsigned line;
|
|
};
|
|
|
|
/**
|
|
* struct s3c64xx_spi_info - SPI Controller defining structure
|
|
* @src_clk_nr: Clock source index for the CLK_CFG[SPI_CLKSEL] field.
|
|
* @num_cs: Number of CS this controller emulates.
|
|
* @cfg_gpio: Configure pins for this SPI controller.
|
|
*/
|
|
struct s3c64xx_spi_info {
|
|
int src_clk_nr;
|
|
int num_cs;
|
|
int (*cfg_gpio)(void);
|
|
dma_filter_fn filter;
|
|
};
|
|
|
|
/**
|
|
* s3c64xx_spi_set_platdata - SPI Controller configure callback by the board
|
|
* initialization code.
|
|
* @cfg_gpio: Pointer to gpio setup function.
|
|
* @src_clk_nr: Clock the SPI controller is to use to generate SPI clocks.
|
|
* @num_cs: Number of elements in the 'cs' array.
|
|
*
|
|
* Call this from machine init code for each SPI Controller that
|
|
* has some chips attached to it.
|
|
*/
|
|
extern void s3c64xx_spi0_set_platdata(int (*cfg_gpio)(void), int src_clk_nr,
|
|
int num_cs);
|
|
extern void s3c64xx_spi1_set_platdata(int (*cfg_gpio)(void), int src_clk_nr,
|
|
int num_cs);
|
|
extern void s3c64xx_spi2_set_platdata(int (*cfg_gpio)(void), int src_clk_nr,
|
|
int num_cs);
|
|
|
|
/* defined by architecture to configure gpio */
|
|
extern int s3c64xx_spi0_cfg_gpio(void);
|
|
extern int s3c64xx_spi1_cfg_gpio(void);
|
|
extern int s3c64xx_spi2_cfg_gpio(void);
|
|
|
|
extern struct s3c64xx_spi_info s3c64xx_spi0_pdata;
|
|
extern struct s3c64xx_spi_info s3c64xx_spi1_pdata;
|
|
extern struct s3c64xx_spi_info s3c64xx_spi2_pdata;
|
|
#endif /* __S3C64XX_PLAT_SPI_H */
|