mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-27 22:53:55 +08:00
5fb7dc37dc
per cpu data section contains two types of data. One set which is exclusively accessed by the local cpu and the other set which is per cpu, but also shared by remote cpus. In the current kernel, these two sets are not clearely separated out. This can potentially cause the same data cacheline shared between the two sets of data, which will result in unnecessary bouncing of the cacheline between cpus. One way to fix the problem is to cacheline align the remotely accessed per cpu data, both at the beginning and at the end. Because of the padding at both ends, this will likely cause some memory wastage and also the interface to achieve this is not clean. This patch: Moves the remotely accessed per cpu data (which is currently marked as ____cacheline_aligned_in_smp) into a different section, where all the data elements are cacheline aligned. And as such, this differentiates the local only data and remotely accessed data cleanly. Signed-off-by: Fenghua Yu <fenghua.yu@intel.com> Acked-by: Suresh Siddha <suresh.b.siddha@intel.com> Cc: Rusty Russell <rusty@rustcorp.com.au> Cc: Christoph Lameter <clameter@sgi.com> Cc: <linux-arch@vger.kernel.org> Cc: "Luck, Tony" <tony.luck@intel.com> Cc: Andi Kleen <ak@suse.de> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
166 lines
3.7 KiB
ArmAsm
166 lines
3.7 KiB
ArmAsm
#include <asm/asm-offsets.h>
|
||
#include <asm-generic/vmlinux.lds.h>
|
||
|
||
#undef mips
|
||
#define mips mips
|
||
OUTPUT_ARCH(mips)
|
||
ENTRY(kernel_entry)
|
||
jiffies = JIFFIES;
|
||
SECTIONS
|
||
{
|
||
#ifdef CONFIG_BOOT_ELF64
|
||
/* Read-only sections, merged into text segment: */
|
||
/* . = 0xc000000000000000; */
|
||
|
||
/* This is the value for an Origin kernel, taken from an IRIX kernel. */
|
||
/* . = 0xc00000000001c000; */
|
||
|
||
/* Set the vaddr for the text segment to a value
|
||
>= 0xa800 0000 0001 9000 if no symmon is going to configured
|
||
>= 0xa800 0000 0030 0000 otherwise */
|
||
|
||
/* . = 0xa800000000300000; */
|
||
/* . = 0xa800000000300000; */
|
||
. = 0xffffffff80300000;
|
||
#endif
|
||
. = LOADADDR;
|
||
/* read-only */
|
||
_text = .; /* Text and read-only data */
|
||
.text : {
|
||
TEXT_TEXT
|
||
SCHED_TEXT
|
||
LOCK_TEXT
|
||
*(.fixup)
|
||
*(.gnu.warning)
|
||
} =0
|
||
|
||
_etext = .; /* End of text section */
|
||
|
||
. = ALIGN(16); /* Exception table */
|
||
__start___ex_table = .;
|
||
__ex_table : { *(__ex_table) }
|
||
__stop___ex_table = .;
|
||
|
||
__start___dbe_table = .; /* Exception table for data bus errors */
|
||
__dbe_table : { *(__dbe_table) }
|
||
__stop___dbe_table = .;
|
||
|
||
RODATA
|
||
|
||
/* writeable */
|
||
.data : { /* Data */
|
||
. = . + DATAOFFSET; /* for CONFIG_MAPPED_KERNEL */
|
||
/*
|
||
* This ALIGN is needed as a workaround for a bug a gcc bug upto 4.1 which
|
||
* limits the maximum alignment to at most 32kB and results in the following
|
||
* warning:
|
||
*
|
||
* CC arch/mips/kernel/init_task.o
|
||
* arch/mips/kernel/init_task.c:30: warning: alignment of ‘init_thread_union’
|
||
* is greater than maximum object file alignment. Using 32768
|
||
*/
|
||
. = ALIGN(_PAGE_SIZE);
|
||
*(.data.init_task)
|
||
|
||
DATA_DATA
|
||
|
||
CONSTRUCTORS
|
||
}
|
||
_gp = . + 0x8000;
|
||
.lit8 : { *(.lit8) }
|
||
.lit4 : { *(.lit4) }
|
||
/* We want the small data sections together, so single-instruction offsets
|
||
can access them all, and initialized data all before uninitialized, so
|
||
we can shorten the on-disk segment size. */
|
||
.sdata : { *(.sdata) }
|
||
|
||
. = ALIGN(_PAGE_SIZE);
|
||
__nosave_begin = .;
|
||
.data_nosave : { *(.data.nosave) }
|
||
. = ALIGN(_PAGE_SIZE);
|
||
__nosave_end = .;
|
||
|
||
. = ALIGN(32);
|
||
.data.cacheline_aligned : { *(.data.cacheline_aligned) }
|
||
|
||
_edata = .; /* End of data section */
|
||
|
||
/* will be freed after init */
|
||
. = ALIGN(_PAGE_SIZE); /* Init code and data */
|
||
__init_begin = .;
|
||
.init.text : {
|
||
_sinittext = .;
|
||
*(.init.text)
|
||
_einittext = .;
|
||
}
|
||
.init.data : { *(.init.data) }
|
||
. = ALIGN(16);
|
||
__setup_start = .;
|
||
.init.setup : { *(.init.setup) }
|
||
__setup_end = .;
|
||
|
||
__initcall_start = .;
|
||
.initcall.init : {
|
||
INITCALLS
|
||
}
|
||
__initcall_end = .;
|
||
|
||
__con_initcall_start = .;
|
||
.con_initcall.init : { *(.con_initcall.init) }
|
||
__con_initcall_end = .;
|
||
SECURITY_INIT
|
||
/* .exit.text is discarded at runtime, not link time, to deal with
|
||
references from .rodata */
|
||
.exit.text : { *(.exit.text) }
|
||
.exit.data : { *(.exit.data) }
|
||
#if defined(CONFIG_BLK_DEV_INITRD)
|
||
. = ALIGN(_PAGE_SIZE);
|
||
__initramfs_start = .;
|
||
.init.ramfs : { *(.init.ramfs) }
|
||
__initramfs_end = .;
|
||
#endif
|
||
PERCPU(_PAGE_SIZE)
|
||
. = ALIGN(_PAGE_SIZE);
|
||
__init_end = .;
|
||
/* freed after init ends here */
|
||
|
||
__bss_start = .; /* BSS */
|
||
.sbss : {
|
||
*(.sbss)
|
||
*(.scommon)
|
||
}
|
||
.bss : {
|
||
*(.bss)
|
||
*(COMMON)
|
||
}
|
||
__bss_stop = .;
|
||
|
||
_end = . ;
|
||
|
||
/* Sections to be discarded */
|
||
/DISCARD/ : {
|
||
*(.exitcall.exit)
|
||
|
||
/* ABI crap starts here */
|
||
*(.comment)
|
||
*(.MIPS.options)
|
||
*(.note)
|
||
*(.options)
|
||
*(.pdr)
|
||
*(.reginfo)
|
||
*(.mdebug*)
|
||
}
|
||
|
||
/* This is the MIPS specific mdebug section. */
|
||
.mdebug : { *(.mdebug) }
|
||
|
||
STABS_DEBUG
|
||
|
||
DWARF_DEBUG
|
||
|
||
/* These must appear regardless of . */
|
||
.gptab.sdata : { *(.gptab.data) *(.gptab.sdata) }
|
||
.gptab.sbss : { *(.gptab.bss) *(.gptab.sbss) }
|
||
.note : { *(.note) }
|
||
}
|