mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-24 21:24:00 +08:00
520f7bd733
Now that we have GIC moved to drivers/irqchip and all GIC DT init for platforms using irqchip_init, move gic.h and update the remaining includes. Signed-off-by: Rob Herring <rob.herring@calxeda.com> Cc: Thomas Gleixner <tglx@linutronix.de> Cc: Russell King <linux@arm.linux.org.uk> Cc: Anton Vorontsov <avorontsov@mvista.com> Cc: Kukjin Kim <kgene.kim@samsung.com> Cc: Sascha Hauer <kernel@pengutronix.de> Cc: David Brown <davidb@codeaurora.org> Cc: Daniel Walker <dwalker@fifo99.com> Cc: Bryan Huntsman <bryanh@codeaurora.org> Cc: Tony Lindgren <tony@atomide.com> Cc: Paul Mundt <lethal@linux-sh.org> Cc: Magnus Damm <magnus.damm@gmail.com> Cc: Viresh Kumar <viresh.linux@gmail.com> Cc: Shiraz Hashim <shiraz.hashim@st.com> Cc: Stephen Warren <swarren@wwwdotorg.org> Cc: Srinidhi Kasagar <srinidhi.kasagar@stericsson.com> Cc: Linus Walleij <linus.walleij@linaro.org> Cc: Samuel Ortiz <sameo@linux.intel.com>
147 lines
3.4 KiB
C
147 lines
3.4 KiB
C
/*
|
|
* Copyright (C) 2011 Google, Inc.
|
|
*
|
|
* Author:
|
|
* Colin Cross <ccross@android.com>
|
|
*
|
|
* Copyright (C) 2010, NVIDIA Corporation
|
|
*
|
|
* This software is licensed under the terms of the GNU General Public
|
|
* License version 2, as published by the Free Software Foundation, and
|
|
* may be copied, distributed, and modified under those terms.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/io.h>
|
|
#include <linux/of.h>
|
|
#include <linux/irqchip/arm-gic.h>
|
|
|
|
#include "board.h"
|
|
#include "iomap.h"
|
|
|
|
#define ICTLR_CPU_IEP_VFIQ 0x08
|
|
#define ICTLR_CPU_IEP_FIR 0x14
|
|
#define ICTLR_CPU_IEP_FIR_SET 0x18
|
|
#define ICTLR_CPU_IEP_FIR_CLR 0x1c
|
|
|
|
#define ICTLR_CPU_IER 0x20
|
|
#define ICTLR_CPU_IER_SET 0x24
|
|
#define ICTLR_CPU_IER_CLR 0x28
|
|
#define ICTLR_CPU_IEP_CLASS 0x2C
|
|
|
|
#define ICTLR_COP_IER 0x30
|
|
#define ICTLR_COP_IER_SET 0x34
|
|
#define ICTLR_COP_IER_CLR 0x38
|
|
#define ICTLR_COP_IEP_CLASS 0x3c
|
|
|
|
#define FIRST_LEGACY_IRQ 32
|
|
|
|
static int num_ictlrs;
|
|
|
|
static void __iomem *ictlr_reg_base[] = {
|
|
IO_ADDRESS(TEGRA_PRIMARY_ICTLR_BASE),
|
|
IO_ADDRESS(TEGRA_SECONDARY_ICTLR_BASE),
|
|
IO_ADDRESS(TEGRA_TERTIARY_ICTLR_BASE),
|
|
IO_ADDRESS(TEGRA_QUATERNARY_ICTLR_BASE),
|
|
IO_ADDRESS(TEGRA_QUINARY_ICTLR_BASE),
|
|
};
|
|
|
|
static inline void tegra_irq_write_mask(unsigned int irq, unsigned long reg)
|
|
{
|
|
void __iomem *base;
|
|
u32 mask;
|
|
|
|
BUG_ON(irq < FIRST_LEGACY_IRQ ||
|
|
irq >= FIRST_LEGACY_IRQ + num_ictlrs * 32);
|
|
|
|
base = ictlr_reg_base[(irq - FIRST_LEGACY_IRQ) / 32];
|
|
mask = BIT((irq - FIRST_LEGACY_IRQ) % 32);
|
|
|
|
__raw_writel(mask, base + reg);
|
|
}
|
|
|
|
static void tegra_mask(struct irq_data *d)
|
|
{
|
|
if (d->irq < FIRST_LEGACY_IRQ)
|
|
return;
|
|
|
|
tegra_irq_write_mask(d->irq, ICTLR_CPU_IER_CLR);
|
|
}
|
|
|
|
static void tegra_unmask(struct irq_data *d)
|
|
{
|
|
if (d->irq < FIRST_LEGACY_IRQ)
|
|
return;
|
|
|
|
tegra_irq_write_mask(d->irq, ICTLR_CPU_IER_SET);
|
|
}
|
|
|
|
static void tegra_ack(struct irq_data *d)
|
|
{
|
|
if (d->irq < FIRST_LEGACY_IRQ)
|
|
return;
|
|
|
|
tegra_irq_write_mask(d->irq, ICTLR_CPU_IEP_FIR_CLR);
|
|
}
|
|
|
|
static void tegra_eoi(struct irq_data *d)
|
|
{
|
|
if (d->irq < FIRST_LEGACY_IRQ)
|
|
return;
|
|
|
|
tegra_irq_write_mask(d->irq, ICTLR_CPU_IEP_FIR_CLR);
|
|
}
|
|
|
|
static int tegra_retrigger(struct irq_data *d)
|
|
{
|
|
if (d->irq < FIRST_LEGACY_IRQ)
|
|
return 0;
|
|
|
|
tegra_irq_write_mask(d->irq, ICTLR_CPU_IEP_FIR_SET);
|
|
|
|
return 1;
|
|
}
|
|
|
|
void __init tegra_init_irq(void)
|
|
{
|
|
int i;
|
|
void __iomem *distbase;
|
|
|
|
distbase = IO_ADDRESS(TEGRA_ARM_INT_DIST_BASE);
|
|
num_ictlrs = readl_relaxed(distbase + GIC_DIST_CTR) & 0x1f;
|
|
|
|
if (num_ictlrs > ARRAY_SIZE(ictlr_reg_base)) {
|
|
WARN(1, "Too many (%d) interrupt controllers found. Maximum is %d.",
|
|
num_ictlrs, ARRAY_SIZE(ictlr_reg_base));
|
|
num_ictlrs = ARRAY_SIZE(ictlr_reg_base);
|
|
}
|
|
|
|
for (i = 0; i < num_ictlrs; i++) {
|
|
void __iomem *ictlr = ictlr_reg_base[i];
|
|
writel(~0, ictlr + ICTLR_CPU_IER_CLR);
|
|
writel(0, ictlr + ICTLR_CPU_IEP_CLASS);
|
|
}
|
|
|
|
gic_arch_extn.irq_ack = tegra_ack;
|
|
gic_arch_extn.irq_eoi = tegra_eoi;
|
|
gic_arch_extn.irq_mask = tegra_mask;
|
|
gic_arch_extn.irq_unmask = tegra_unmask;
|
|
gic_arch_extn.irq_retrigger = tegra_retrigger;
|
|
|
|
/*
|
|
* Check if there is a devicetree present, since the GIC will be
|
|
* initialized elsewhere under DT.
|
|
*/
|
|
if (!of_have_populated_dt())
|
|
gic_init(0, 29, distbase,
|
|
IO_ADDRESS(TEGRA_ARM_PERIF_BASE + 0x100));
|
|
}
|