mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-27 06:34:11 +08:00
1db823ee9f
The glue around the core designware IP is significantly different between the Exynos and i.MX implementation, which is reflected in the DT bindings. This changes the i.MX6 binding to reuse as much as possible from the common designware binding and removes old cruft. I removed the optional GPIOs with the following reasoning: - disable-gpio: endpoint specific GPIO, not currently wired up in any code. Should be handled by the PCI device driver, not the host controller driver. - wake-up-gpio: same as above. - power-on-gpio: No user in any upstream DT. This should be handled by a regulator which shouldn't be controlled by the host driver, but rather by the PCI device driver. [bhelgaas: whitespace fixes] Signed-off-by: Lucas Stach <l.stach@pengutronix.de> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
39 lines
1.5 KiB
Plaintext
39 lines
1.5 KiB
Plaintext
* Freescale i.MX6 PCIe interface
|
|
|
|
This PCIe host controller is based on the Synopsis Designware PCIe IP
|
|
and thus inherits all the common properties defined in designware-pcie.txt.
|
|
|
|
Required properties:
|
|
- compatible: "fsl,imx6q-pcie"
|
|
- reg: base addresse and length of the pcie controller
|
|
- interrupts: A list of interrupt outputs of the controller. Must contain an
|
|
entry for each entry in the interrupt-names property.
|
|
- interrupt-names: Must include the following entries:
|
|
- "msi": The interrupt that is asserted when an MSI is received
|
|
- clock-names: Must include the following additional entries:
|
|
- "pcie_phy"
|
|
|
|
Example:
|
|
|
|
pcie@0x01000000 {
|
|
compatible = "fsl,imx6q-pcie", "snps,dw-pcie";
|
|
reg = <0x01ffc000 0x4000>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
device_type = "pci";
|
|
ranges = <0x00000800 0 0x01f00000 0x01f00000 0 0x00080000
|
|
0x81000000 0 0 0x01f80000 0 0x00010000
|
|
0x82000000 0 0x01000000 0x01000000 0 0x00f00000>;
|
|
num-lanes = <1>;
|
|
interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "msi";
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0 0 0 0x7>;
|
|
interrupt-map = <0 0 0 1 &intc GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0 0 0 2 &intc GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0 0 0 3 &intc GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0 0 0 4 &intc GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&clks 144>, <&clks 206>, <&clks 189>;
|
|
clock-names = "pcie", "pcie_bus", "pcie_phy";
|
|
};
|