mirror of
https://github.com/edk2-porting/linux-next.git
synced 2025-01-10 06:34:17 +08:00
98f44cb065
This patch adds support for new FullMAC WiFi driver for Quantenna QSR10G chipsets. QSR10G (aka Pearl) is Quantenna's 8x8, 160M, 11ac offering. QSR10G supports 2 simultaneous WMACs - one 5G and one 2G. 5G WMAC supports 160M, 8x8 configuration. FW supports up to 8 concurrent virtual interfaces on each WMAC. Patch introduces 2 new drivers: - qtnfmac.ko for interfacing with kernel wireless core - qtnfmac_pearl_pcie.ko for interfacing with hardware over PCIe interface Signed-off-by: Dmitrii Lebed <dlebed@quantenna.com> Signed-off-by: Sergei Maksimenko <smaksimenko@quantenna.com> Signed-off-by: Sergey Matyukevich <smatyukevich@quantenna.com> Signed-off-by: Bindu Therthala <btherthala@quantenna.com> Signed-off-by: Huizhao Wang <hwang@quantenna.com> Signed-off-by: Kamlesh Rath <krath@quantenna.com> Signed-off-by: Avinash Patil <avinashp@quantenna.com> Signed-off-by: Igor Mitsyanko <igor.mitsyanko.os@quantenna.com> Signed-off-by: Kalle Valo <kvalo@codeaurora.org>
47 lines
1.3 KiB
C
47 lines
1.3 KiB
C
/*
|
|
* Copyright (c) 2015-2016 Quantenna Communications, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
*/
|
|
|
|
#ifndef _QTN_FMAC_SHM_IPC_DEFS_H_
|
|
#define _QTN_FMAC_SHM_IPC_DEFS_H_
|
|
|
|
#include <linux/types.h>
|
|
|
|
#define QTN_IPC_REG_HDR_SZ (32)
|
|
#define QTN_IPC_REG_SZ (4096)
|
|
#define QTN_IPC_MAX_DATA_SZ (QTN_IPC_REG_SZ - QTN_IPC_REG_HDR_SZ)
|
|
|
|
enum qtnf_shm_ipc_region_flags {
|
|
QTNF_SHM_IPC_NEW_DATA = BIT(0),
|
|
QTNF_SHM_IPC_ACK = BIT(1),
|
|
};
|
|
|
|
struct qtnf_shm_ipc_region_header {
|
|
__le32 flags;
|
|
__le16 data_len;
|
|
} __packed;
|
|
|
|
union qtnf_shm_ipc_region_headroom {
|
|
struct qtnf_shm_ipc_region_header hdr;
|
|
u8 headroom[QTN_IPC_REG_HDR_SZ];
|
|
} __packed;
|
|
|
|
struct qtnf_shm_ipc_region {
|
|
union qtnf_shm_ipc_region_headroom headroom;
|
|
u8 data[QTN_IPC_MAX_DATA_SZ];
|
|
} __packed;
|
|
|
|
#endif /* _QTN_FMAC_SHM_IPC_DEFS_H_ */
|