mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-25 05:34:00 +08:00
9bac624b0f
Adds support for the XLP on-chip PCIe controller. On XLP, the on-chip devices(including the 4 PCIe links) appear in the PCIe configuration space of the XLP as PCI devices. The changes are to initialize and register the PCIe controller, enable hardware byte swap in the PCIe IO and MEM space, and to enable PCIe interrupts. Signed-off-by: Ganesan Ramalingam <ganesanr@netlogicmicro.com> Signed-off-by: Jayachandran C <jayachandranc@netlogicmicro.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/3760/ Patchwork: https://patchwork.linux-mips.org/patch/4104/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
67 lines
2.6 KiB
Makefile
67 lines
2.6 KiB
Makefile
#
|
|
# Makefile for the PCI specific kernel interface routines under Linux.
|
|
#
|
|
|
|
obj-y += pci.o
|
|
|
|
#
|
|
# PCI bus host bridge specific code
|
|
#
|
|
obj-$(CONFIG_MIPS_BONITO64) += ops-bonito64.o
|
|
obj-$(CONFIG_PCI_GT64XXX_PCI0) += ops-gt64xxx_pci0.o
|
|
obj-$(CONFIG_MIPS_MSC) += ops-msc.o
|
|
obj-$(CONFIG_MIPS_NILE4) += ops-nile4.o
|
|
obj-$(CONFIG_SOC_TX3927) += ops-tx3927.o
|
|
obj-$(CONFIG_PCI_VR41XX) += ops-vr41xx.o pci-vr41xx.o
|
|
obj-$(CONFIG_NEC_MARKEINS) += ops-emma2rh.o pci-emma2rh.o fixup-emma2rh.o
|
|
obj-$(CONFIG_PCI_TX4927) += ops-tx4927.o
|
|
obj-$(CONFIG_BCM47XX) += pci-bcm47xx.o
|
|
obj-$(CONFIG_BCM63XX) += pci-bcm63xx.o fixup-bcm63xx.o \
|
|
ops-bcm63xx.o
|
|
obj-$(CONFIG_MIPS_ALCHEMY) += pci-alchemy.o
|
|
obj-$(CONFIG_SOC_AR71XX) += pci-ar71xx.o
|
|
obj-$(CONFIG_PCI_AR724X) += pci-ar724x.o
|
|
|
|
#
|
|
# These are still pretty much in the old state, watch, go blind.
|
|
#
|
|
obj-$(CONFIG_LASAT) += pci-lasat.o
|
|
obj-$(CONFIG_MIPS_COBALT) += fixup-cobalt.o
|
|
obj-$(CONFIG_SOC_PNX8550) += fixup-pnx8550.o ops-pnx8550.o
|
|
obj-$(CONFIG_LEMOTE_FULOONG2E) += fixup-fuloong2e.o ops-loongson2.o
|
|
obj-$(CONFIG_LEMOTE_MACH2F) += fixup-lemote2f.o ops-loongson2.o
|
|
obj-$(CONFIG_MIPS_MALTA) += fixup-malta.o
|
|
obj-$(CONFIG_PMC_MSP7120_GW) += fixup-pmcmsp.o ops-pmcmsp.o
|
|
obj-$(CONFIG_PMC_MSP7120_EVAL) += fixup-pmcmsp.o ops-pmcmsp.o
|
|
obj-$(CONFIG_PMC_MSP7120_FPGA) += fixup-pmcmsp.o ops-pmcmsp.o
|
|
obj-$(CONFIG_PMC_YOSEMITE) += fixup-yosemite.o ops-titan.o ops-titan-ht.o \
|
|
pci-yosemite.o
|
|
obj-$(CONFIG_SGI_IP27) += ops-bridge.o pci-ip27.o
|
|
obj-$(CONFIG_SGI_IP32) += fixup-ip32.o ops-mace.o pci-ip32.o
|
|
obj-$(CONFIG_SIBYTE_SB1250) += fixup-sb1250.o pci-sb1250.o
|
|
obj-$(CONFIG_SIBYTE_BCM112X) += fixup-sb1250.o pci-sb1250.o
|
|
obj-$(CONFIG_SIBYTE_BCM1x80) += pci-bcm1480.o pci-bcm1480ht.o
|
|
obj-$(CONFIG_SNI_RM) += fixup-sni.o ops-sni.o
|
|
obj-$(CONFIG_LANTIQ) += fixup-lantiq.o
|
|
obj-$(CONFIG_PCI_LANTIQ) += pci-lantiq.o ops-lantiq.o
|
|
obj-$(CONFIG_TANBAC_TB0219) += fixup-tb0219.o
|
|
obj-$(CONFIG_TANBAC_TB0226) += fixup-tb0226.o
|
|
obj-$(CONFIG_TANBAC_TB0287) += fixup-tb0287.o
|
|
obj-$(CONFIG_TOSHIBA_JMR3927) += fixup-jmr3927.o
|
|
obj-$(CONFIG_SOC_TX4927) += pci-tx4927.o
|
|
obj-$(CONFIG_SOC_TX4938) += pci-tx4938.o
|
|
obj-$(CONFIG_SOC_TX4939) += pci-tx4939.o
|
|
obj-$(CONFIG_TOSHIBA_RBTX4927) += fixup-rbtx4927.o
|
|
obj-$(CONFIG_TOSHIBA_RBTX4938) += fixup-rbtx4938.o
|
|
obj-$(CONFIG_VICTOR_MPC30X) += fixup-mpc30x.o
|
|
obj-$(CONFIG_ZAO_CAPCELLA) += fixup-capcella.o
|
|
obj-$(CONFIG_WR_PPMC) += fixup-wrppmc.o
|
|
obj-$(CONFIG_MIKROTIK_RB532) += pci-rc32434.o ops-rc32434.o fixup-rc32434.o
|
|
obj-$(CONFIG_CPU_CAVIUM_OCTEON) += pci-octeon.o pcie-octeon.o
|
|
obj-$(CONFIG_CPU_XLR) += pci-xlr.o
|
|
obj-$(CONFIG_CPU_XLP) += pci-xlp.o
|
|
|
|
ifdef CONFIG_PCI_MSI
|
|
obj-$(CONFIG_CPU_CAVIUM_OCTEON) += msi-octeon.o
|
|
endif
|