mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-11-20 16:46:23 +08:00
109 lines
2.6 KiB
C
109 lines
2.6 KiB
C
/*
|
|
* sh7372 Power management support
|
|
*
|
|
* Copyright (C) 2011 Magnus Damm
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
|
|
#include <linux/pm.h>
|
|
#include <linux/suspend.h>
|
|
#include <linux/cpuidle.h>
|
|
#include <linux/module.h>
|
|
#include <linux/list.h>
|
|
#include <linux/err.h>
|
|
#include <linux/slab.h>
|
|
#include <asm/system.h>
|
|
#include <asm/io.h>
|
|
#include <asm/tlbflush.h>
|
|
#include <mach/common.h>
|
|
|
|
#define SMFRAM 0xe6a70000
|
|
#define SYSTBCR 0xe6150024
|
|
#define SBAR 0xe6180020
|
|
#define APARMBAREA 0xe6f10020
|
|
|
|
static void sh7372_enter_core_standby(void)
|
|
{
|
|
void __iomem *smfram = (void __iomem *)SMFRAM;
|
|
|
|
__raw_writel(0, APARMBAREA); /* translate 4k */
|
|
__raw_writel(__pa(sh7372_cpu_resume), SBAR); /* set reset vector */
|
|
__raw_writel(0x10, SYSTBCR); /* enable core standby */
|
|
|
|
__raw_writel(0, smfram + 0x3c); /* clear page table address */
|
|
|
|
sh7372_cpu_suspend();
|
|
cpu_init();
|
|
|
|
/* if page table address is non-NULL then we have been powered down */
|
|
if (__raw_readl(smfram + 0x3c)) {
|
|
__raw_writel(__raw_readl(smfram + 0x40),
|
|
__va(__raw_readl(smfram + 0x3c)));
|
|
|
|
flush_tlb_all();
|
|
set_cr(__raw_readl(smfram + 0x38));
|
|
}
|
|
|
|
__raw_writel(0, SYSTBCR); /* disable core standby */
|
|
__raw_writel(0, SBAR); /* disable reset vector translation */
|
|
}
|
|
|
|
#ifdef CONFIG_CPU_IDLE
|
|
static void sh7372_cpuidle_setup(struct cpuidle_device *dev)
|
|
{
|
|
struct cpuidle_state *state;
|
|
int i = dev->state_count;
|
|
|
|
state = &dev->states[i];
|
|
snprintf(state->name, CPUIDLE_NAME_LEN, "C2");
|
|
strncpy(state->desc, "Core Standby Mode", CPUIDLE_DESC_LEN);
|
|
state->exit_latency = 10;
|
|
state->target_residency = 20 + 10;
|
|
state->power_usage = 1; /* perhaps not */
|
|
state->flags = 0;
|
|
state->flags |= CPUIDLE_FLAG_TIME_VALID;
|
|
shmobile_cpuidle_modes[i] = sh7372_enter_core_standby;
|
|
|
|
dev->state_count = i + 1;
|
|
}
|
|
|
|
static void sh7372_cpuidle_init(void)
|
|
{
|
|
shmobile_cpuidle_setup = sh7372_cpuidle_setup;
|
|
}
|
|
#else
|
|
static void sh7372_cpuidle_init(void) {}
|
|
#endif
|
|
|
|
#ifdef CONFIG_SUSPEND
|
|
static int sh7372_enter_suspend(suspend_state_t suspend_state)
|
|
{
|
|
sh7372_enter_core_standby();
|
|
return 0;
|
|
}
|
|
|
|
static void sh7372_suspend_init(void)
|
|
{
|
|
shmobile_suspend_ops.enter = sh7372_enter_suspend;
|
|
}
|
|
#else
|
|
static void sh7372_suspend_init(void) {}
|
|
#endif
|
|
|
|
#define DBGREG1 0xe6100020
|
|
#define DBGREG9 0xe6100040
|
|
|
|
void __init sh7372_pm_init(void)
|
|
{
|
|
/* enable DBG hardware block to kick SYSC */
|
|
__raw_writel(0x0000a500, DBGREG9);
|
|
__raw_writel(0x0000a501, DBGREG9);
|
|
__raw_writel(0x00000000, DBGREG1);
|
|
|
|
sh7372_suspend_init();
|
|
sh7372_cpuidle_init();
|
|
}
|