Shunqian Zheng 3f7f3b0fb4 arm64: dts: rockchip: assign clock rate for ACLK_VIO on rk3399 ... The ACLK_VIO is a parent clock used by a several children, its suggested clock rate is 400MHz. Right now it gets 400MHz because it sources from CPLL(800M) and divides by 2 after reset. It's good not to rely on default values like this, so let's explicitly set it. NOTE: it's expected that at least one board may override cru node and set the CPLL to 1.6 GHz. On that board it will be very important to be explicit about aclk-vio being 400 MHz. Signed-off-by: Shunqian Zheng <zhengsq@rock-chips.com> Reviewed-by: Douglas Anderson <dianders@chromium.org> Signed-off-by: Heiko Stuebner <heiko@sntech.de>		2018-03-12 11:08:30 +01:00
..
dts	arm64: dts: rockchip: assign clock rate for ACLK_VIO on rk3399	2018-03-12 11:08:30 +01:00
.gitignore
install.sh	arm64: kbuild: make "make install" not depend on vmlinux	2016-02-19 10:33:35 +00:00
Makefile	arm64: localise Image objcopy flags	2016-07-19 15:30:23 +01:00