mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-29 15:43:59 +08:00
5ed0e74104
Add missing .owner field in ns2_pci_phy_ops, which is used for refcounting. While at it, also makes ns2_pci_phy_ops const as it's never get modified. Signed-off-by: Axel Lin <axel.lin@ingics.com> Reviewed-and-tested-by: Jon Mason <jon.mason@broadcom.com> Reviewed-by: Pramod Kumar <pramodku@broadcom.com> Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
102 lines
2.5 KiB
C
102 lines
2.5 KiB
C
/*
|
|
* Copyright (C) 2016 Broadcom
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation version 2.
|
|
*
|
|
* This program is distributed "as is" WITHOUT ANY WARRANTY of any
|
|
* kind, whether express or implied; without even the implied warranty
|
|
* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <linux/device.h>
|
|
#include <linux/module.h>
|
|
#include <linux/of_mdio.h>
|
|
#include <linux/mdio.h>
|
|
#include <linux/phy.h>
|
|
#include <linux/phy/phy.h>
|
|
|
|
#define BLK_ADDR_REG_OFFSET 0x1f
|
|
#define PLL_AFE1_100MHZ_BLK 0x2100
|
|
#define PLL_CLK_AMP_OFFSET 0x03
|
|
#define PLL_CLK_AMP_2P05V 0x2b18
|
|
|
|
static int ns2_pci_phy_init(struct phy *p)
|
|
{
|
|
struct mdio_device *mdiodev = phy_get_drvdata(p);
|
|
int rc;
|
|
|
|
/* select the AFE 100MHz block page */
|
|
rc = mdiobus_write(mdiodev->bus, mdiodev->addr,
|
|
BLK_ADDR_REG_OFFSET, PLL_AFE1_100MHZ_BLK);
|
|
if (rc)
|
|
goto err;
|
|
|
|
/* set the 100 MHz reference clock amplitude to 2.05 v */
|
|
rc = mdiobus_write(mdiodev->bus, mdiodev->addr,
|
|
PLL_CLK_AMP_OFFSET, PLL_CLK_AMP_2P05V);
|
|
if (rc)
|
|
goto err;
|
|
|
|
return 0;
|
|
|
|
err:
|
|
dev_err(&mdiodev->dev, "Error %d writing to phy\n", rc);
|
|
return rc;
|
|
}
|
|
|
|
static const struct phy_ops ns2_pci_phy_ops = {
|
|
.init = ns2_pci_phy_init,
|
|
.owner = THIS_MODULE,
|
|
};
|
|
|
|
static int ns2_pci_phy_probe(struct mdio_device *mdiodev)
|
|
{
|
|
struct device *dev = &mdiodev->dev;
|
|
struct phy_provider *provider;
|
|
struct phy *phy;
|
|
|
|
phy = devm_phy_create(dev, dev->of_node, &ns2_pci_phy_ops);
|
|
if (IS_ERR(phy)) {
|
|
dev_err(dev, "failed to create Phy\n");
|
|
return PTR_ERR(phy);
|
|
}
|
|
|
|
phy_set_drvdata(phy, mdiodev);
|
|
|
|
provider = devm_of_phy_provider_register(&phy->dev,
|
|
of_phy_simple_xlate);
|
|
if (IS_ERR(provider)) {
|
|
dev_err(dev, "failed to register Phy provider\n");
|
|
return PTR_ERR(provider);
|
|
}
|
|
|
|
dev_info(dev, "%s PHY registered\n", dev_name(dev));
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct of_device_id ns2_pci_phy_of_match[] = {
|
|
{ .compatible = "brcm,ns2-pcie-phy", },
|
|
{ /* sentinel */ },
|
|
};
|
|
MODULE_DEVICE_TABLE(of, ns2_pci_phy_of_match);
|
|
|
|
static struct mdio_driver ns2_pci_phy_driver = {
|
|
.mdiodrv = {
|
|
.driver = {
|
|
.name = "phy-bcm-ns2-pci",
|
|
.of_match_table = ns2_pci_phy_of_match,
|
|
},
|
|
},
|
|
.probe = ns2_pci_phy_probe,
|
|
};
|
|
mdio_module_driver(ns2_pci_phy_driver);
|
|
|
|
MODULE_AUTHOR("Broadcom");
|
|
MODULE_DESCRIPTION("Broadcom Northstar2 PCI Phy driver");
|
|
MODULE_LICENSE("GPL v2");
|
|
MODULE_ALIAS("platform:phy-bcm-ns2-pci");
|