2
0
mirror of https://github.com/edk2-porting/linux-next.git synced 2024-12-27 06:34:11 +08:00
linux-next/drivers/clk/meson
Jerome Brunet 3c4fe763d6 clk: meson: fix rate calculation of plls with a fractional part
The rate of the parent should not be multiplied by 2 when the pll has a
fractional part. This is making the rate calculation of the gxl_hdmi_pll
wrong (and others as well). This multiplication is specific
to the hdmi_pll of gxbb and is most likely due to a multiplier sitting
in front of this particular pll.

Add a fixed factor clock in front on the gxbb pll and remove this constant
from the calculation to fix the problem

Fixes: 4a47295144 ("clk: meson: fractional pll support")
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
2018-02-12 09:49:23 +01:00
..
axg.c clk: meson: remove useless pll rate params tables 2018-02-12 09:49:22 +01:00
axg.h clk: meson-axg: add clock controller drivers 2017-12-14 10:19:37 +01:00
clk-audio-divider.c clk: meson: add audio clock divider support 2017-04-07 16:50:44 +02:00
clk-cpu.c clk: meson8b: clean up cpu clocks 2016-06-22 18:02:35 -07:00
clk-mpll.c clk: meson: mpll: use 64-bit maths in params_from_rate 2017-12-23 23:14:20 +01:00
clk-pll.c clk: meson: fix rate calculation of plls with a fractional part 2018-02-12 09:49:23 +01:00
clkc.h clk: meson: add od3 to the pll driver 2018-02-12 09:49:23 +01:00
gxbb-aoclk-32k.c clk: meson: gxbb-aoclk: Add CEC 32k clock 2017-08-04 18:02:02 +02:00
gxbb-aoclk-regmap.c clk: meson: gxbb-aoclk: Switch to regmap for register access 2017-08-04 18:02:01 +02:00
gxbb-aoclk.c clk: meson: gxbb-aoclk: Add CEC 32k clock 2017-08-04 18:02:02 +02:00
gxbb-aoclk.h clk: meson: gxbb-aoclk: Add CEC 32k clock 2017-08-04 18:02:02 +02:00
gxbb.c clk: meson: fix rate calculation of plls with a fractional part 2018-02-12 09:49:23 +01:00
gxbb.h clk: meson: fix rate calculation of plls with a fractional part 2018-02-12 09:49:23 +01:00
Kconfig clk: meson-axg: add clock controller drivers 2017-12-14 10:19:37 +01:00
Makefile clk: meson-axg: add clock controller drivers 2017-12-14 10:19:37 +01:00
meson8b.c clk: meson: make the spinlock naming more specific 2017-12-14 10:12:41 +01:00
meson8b.h clk: meson: meson8b: register the built-in reset controller 2017-08-04 18:01:58 +02:00