mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-23 04:34:11 +08:00
18b4bad312
This adds the binding documentation for the Marvell PXA168 Ethernet controller, following its DT support. Signed-off-by: Antoine Tenart <antoine.tenart@free-electrons.com> Acked-by: Arnd Bergmann <arnd@arndb.de> Signed-off-by: David S. Miller <davem@davemloft.net>
37 lines
1013 B
Plaintext
37 lines
1013 B
Plaintext
* Marvell PXA168 Ethernet Controller
|
|
|
|
Required properties:
|
|
- compatible: should be "marvell,pxa168-eth".
|
|
- reg: address and length of the register set for the device.
|
|
- interrupts: interrupt for the device.
|
|
- clocks: pointer to the clock for the device.
|
|
|
|
Optional properties:
|
|
- port-id: Ethernet port number. Should be '0','1' or '2'.
|
|
- #address-cells: must be 1 when using sub-nodes.
|
|
- #size-cells: must be 0 when using sub-nodes.
|
|
- phy-handle: see ethernet.txt file in the same directory.
|
|
- local-mac-address: see ethernet.txt file in the same directory.
|
|
|
|
Sub-nodes:
|
|
Each PHY can be represented as a sub-node. This is not mandatory.
|
|
|
|
Sub-nodes required properties:
|
|
- reg: the MDIO address of the PHY.
|
|
|
|
Example:
|
|
|
|
eth0: ethernet@f7b90000 {
|
|
compatible = "marvell,pxa168-eth";
|
|
reg = <0xf7b90000 0x10000>;
|
|
clocks = <&chip CLKID_GETH0>;
|
|
interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
phy-handle = <ðphy0>;
|
|
|
|
ethphy0: ethernet-phy@0 {
|
|
reg = <0>;
|
|
};
|
|
};
|