mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-28 07:04:00 +08:00
a9d3cc485e
Add support for the Asus Xonar DX. Signed-off-by: Clemens Ladisch <clemens@ladisch.de> Signed-off-by: Takashi Iwai <tiwai@suse.de>
70 lines
1.9 KiB
C
70 lines
1.9 KiB
C
/* register 1 */
|
|
#define CS4398_REV_MASK 0x07
|
|
#define CS4398_PART_MASK 0xf8
|
|
#define CS4398_PART_CS4398 0x70
|
|
/* register 2 */
|
|
#define CS4398_FM_MASK 0x03
|
|
#define CS4398_FM_SINGLE 0x00
|
|
#define CS4398_FM_DOUBLE 0x01
|
|
#define CS4398_FM_QUAD 0x02
|
|
#define CS4398_FM_DSD 0x03
|
|
#define CS4398_DEM_MASK 0x0c
|
|
#define CS4398_DEM_NONE 0x00
|
|
#define CS4398_DEM_44100 0x04
|
|
#define CS4398_DEM_48000 0x08
|
|
#define CS4398_DEM_32000 0x0c
|
|
#define CS4398_DIF_MASK 0x70
|
|
#define CS4398_DIF_LJUST 0x00
|
|
#define CS4398_DIF_I2S 0x10
|
|
#define CS4398_DIF_RJUST_16 0x20
|
|
#define CS4398_DIF_RJUST_24 0x30
|
|
#define CS4398_DIF_RJUST_20 0x40
|
|
#define CS4398_DIF_RJUST_18 0x50
|
|
#define CS4398_DSD_SRC 0x80
|
|
/* register 3 */
|
|
#define CS4398_ATAPI_MASK 0x1f
|
|
#define CS4398_ATAPI_B_MUTE 0x00
|
|
#define CS4398_ATAPI_B_R 0x01
|
|
#define CS4398_ATAPI_B_L 0x02
|
|
#define CS4398_ATAPI_B_LR 0x03
|
|
#define CS4398_ATAPI_A_MUTE 0x00
|
|
#define CS4398_ATAPI_A_R 0x04
|
|
#define CS4398_ATAPI_A_L 0x08
|
|
#define CS4398_ATAPI_A_LR 0x0c
|
|
#define CS4398_ATAPI_MIX_LR_VOL 0x10
|
|
#define CS4398_INVERT_B 0x20
|
|
#define CS4398_INVERT_A 0x40
|
|
#define CS4398_VOL_B_EQ_A 0x80
|
|
/* register 4 */
|
|
#define CS4398_MUTEP_MASK 0x03
|
|
#define CS4398_MUTEP_AUTO 0x00
|
|
#define CS4398_MUTEP_LOW 0x02
|
|
#define CS4398_MUTEP_HIGH 0x03
|
|
#define CS4398_MUTE_B 0x08
|
|
#define CS4398_MUTE_A 0x10
|
|
#define CS4398_MUTEC_A_EQ_B 0x20
|
|
#define CS4398_DAMUTE 0x40
|
|
#define CS4398_PAMUTE 0x80
|
|
/* register 5 */
|
|
#define CS4398_VOL_A_MASK 0xff
|
|
/* register 6 */
|
|
#define CS4398_VOL_B_MASK 0xff
|
|
/* register 7 */
|
|
#define CS4398_DIR_DSD 0x01
|
|
#define CS4398_FILT_SEL 0x04
|
|
#define CS4398_RMP_DN 0x10
|
|
#define CS4398_RMP_UP 0x20
|
|
#define CS4398_ZERO_CROSS 0x40
|
|
#define CS4398_SOFT_RAMP 0x80
|
|
/* register 8 */
|
|
#define CS4398_MCLKDIV3 0x08
|
|
#define CS4398_MCLKDIV2 0x10
|
|
#define CS4398_FREEZE 0x20
|
|
#define CS4398_CPEN 0x40
|
|
#define CS4398_PDN 0x80
|
|
/* register 9 */
|
|
#define CS4398_DSD_PM_EN 0x01
|
|
#define CS4398_DSD_PM_MODE 0x02
|
|
#define CS4398_INVALID_DSD 0x04
|
|
#define CS4398_STATIC_DSD 0x08
|