mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-23 20:53:53 +08:00
2b78d348f1
This patch is to fix a typo on mmc rx crc error when reported by ethtool. Signed-off-by: Giuseppe Cavallaro <peppe.cavallaro@st.com> Signed-off-by: David S. Miller <davem@davemloft.net>
136 lines
4.6 KiB
C
136 lines
4.6 KiB
C
/*******************************************************************************
|
|
MMC Header file
|
|
|
|
Copyright (C) 2011 STMicroelectronics Ltd
|
|
|
|
This program is free software; you can redistribute it and/or modify it
|
|
under the terms and conditions of the GNU General Public License,
|
|
version 2, as published by the Free Software Foundation.
|
|
|
|
This program is distributed in the hope it will be useful, but WITHOUT
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
more details.
|
|
|
|
You should have received a copy of the GNU General Public License along with
|
|
this program; if not, write to the Free Software Foundation, Inc.,
|
|
51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
|
|
|
|
The full GNU General Public License is included in this distribution in
|
|
the file called "COPYING".
|
|
|
|
Author: Giuseppe Cavallaro <peppe.cavallaro@st.com>
|
|
*******************************************************************************/
|
|
|
|
#ifndef __MMC_H__
|
|
#define __MMC_H__
|
|
|
|
/* MMC control register */
|
|
/* When set, all counter are reset */
|
|
#define MMC_CNTRL_COUNTER_RESET 0x1
|
|
/* When set, do not roll over zero after reaching the max value*/
|
|
#define MMC_CNTRL_COUNTER_STOP_ROLLOVER 0x2
|
|
#define MMC_CNTRL_RESET_ON_READ 0x4 /* Reset after reading */
|
|
#define MMC_CNTRL_COUNTER_FREEZER 0x8 /* Freeze counter values to the
|
|
* current value.*/
|
|
#define MMC_CNTRL_PRESET 0x10
|
|
#define MMC_CNTRL_FULL_HALF_PRESET 0x20
|
|
struct stmmac_counters {
|
|
unsigned int mmc_tx_octetcount_gb;
|
|
unsigned int mmc_tx_framecount_gb;
|
|
unsigned int mmc_tx_broadcastframe_g;
|
|
unsigned int mmc_tx_multicastframe_g;
|
|
unsigned int mmc_tx_64_octets_gb;
|
|
unsigned int mmc_tx_65_to_127_octets_gb;
|
|
unsigned int mmc_tx_128_to_255_octets_gb;
|
|
unsigned int mmc_tx_256_to_511_octets_gb;
|
|
unsigned int mmc_tx_512_to_1023_octets_gb;
|
|
unsigned int mmc_tx_1024_to_max_octets_gb;
|
|
unsigned int mmc_tx_unicast_gb;
|
|
unsigned int mmc_tx_multicast_gb;
|
|
unsigned int mmc_tx_broadcast_gb;
|
|
unsigned int mmc_tx_underflow_error;
|
|
unsigned int mmc_tx_singlecol_g;
|
|
unsigned int mmc_tx_multicol_g;
|
|
unsigned int mmc_tx_deferred;
|
|
unsigned int mmc_tx_latecol;
|
|
unsigned int mmc_tx_exesscol;
|
|
unsigned int mmc_tx_carrier_error;
|
|
unsigned int mmc_tx_octetcount_g;
|
|
unsigned int mmc_tx_framecount_g;
|
|
unsigned int mmc_tx_excessdef;
|
|
unsigned int mmc_tx_pause_frame;
|
|
unsigned int mmc_tx_vlan_frame_g;
|
|
|
|
/* MMC RX counter registers */
|
|
unsigned int mmc_rx_framecount_gb;
|
|
unsigned int mmc_rx_octetcount_gb;
|
|
unsigned int mmc_rx_octetcount_g;
|
|
unsigned int mmc_rx_broadcastframe_g;
|
|
unsigned int mmc_rx_multicastframe_g;
|
|
unsigned int mmc_rx_crc_error;
|
|
unsigned int mmc_rx_align_error;
|
|
unsigned int mmc_rx_run_error;
|
|
unsigned int mmc_rx_jabber_error;
|
|
unsigned int mmc_rx_undersize_g;
|
|
unsigned int mmc_rx_oversize_g;
|
|
unsigned int mmc_rx_64_octets_gb;
|
|
unsigned int mmc_rx_65_to_127_octets_gb;
|
|
unsigned int mmc_rx_128_to_255_octets_gb;
|
|
unsigned int mmc_rx_256_to_511_octets_gb;
|
|
unsigned int mmc_rx_512_to_1023_octets_gb;
|
|
unsigned int mmc_rx_1024_to_max_octets_gb;
|
|
unsigned int mmc_rx_unicast_g;
|
|
unsigned int mmc_rx_length_error;
|
|
unsigned int mmc_rx_autofrangetype;
|
|
unsigned int mmc_rx_pause_frames;
|
|
unsigned int mmc_rx_fifo_overflow;
|
|
unsigned int mmc_rx_vlan_frames_gb;
|
|
unsigned int mmc_rx_watchdog_error;
|
|
/* IPC */
|
|
unsigned int mmc_rx_ipc_intr_mask;
|
|
unsigned int mmc_rx_ipc_intr;
|
|
/* IPv4 */
|
|
unsigned int mmc_rx_ipv4_gd;
|
|
unsigned int mmc_rx_ipv4_hderr;
|
|
unsigned int mmc_rx_ipv4_nopay;
|
|
unsigned int mmc_rx_ipv4_frag;
|
|
unsigned int mmc_rx_ipv4_udsbl;
|
|
|
|
unsigned int mmc_rx_ipv4_gd_octets;
|
|
unsigned int mmc_rx_ipv4_hderr_octets;
|
|
unsigned int mmc_rx_ipv4_nopay_octets;
|
|
unsigned int mmc_rx_ipv4_frag_octets;
|
|
unsigned int mmc_rx_ipv4_udsbl_octets;
|
|
|
|
/* IPV6 */
|
|
unsigned int mmc_rx_ipv6_gd_octets;
|
|
unsigned int mmc_rx_ipv6_hderr_octets;
|
|
unsigned int mmc_rx_ipv6_nopay_octets;
|
|
|
|
unsigned int mmc_rx_ipv6_gd;
|
|
unsigned int mmc_rx_ipv6_hderr;
|
|
unsigned int mmc_rx_ipv6_nopay;
|
|
|
|
/* Protocols */
|
|
unsigned int mmc_rx_udp_gd;
|
|
unsigned int mmc_rx_udp_err;
|
|
unsigned int mmc_rx_tcp_gd;
|
|
unsigned int mmc_rx_tcp_err;
|
|
unsigned int mmc_rx_icmp_gd;
|
|
unsigned int mmc_rx_icmp_err;
|
|
|
|
unsigned int mmc_rx_udp_gd_octets;
|
|
unsigned int mmc_rx_udp_err_octets;
|
|
unsigned int mmc_rx_tcp_gd_octets;
|
|
unsigned int mmc_rx_tcp_err_octets;
|
|
unsigned int mmc_rx_icmp_gd_octets;
|
|
unsigned int mmc_rx_icmp_err_octets;
|
|
};
|
|
|
|
void dwmac_mmc_ctrl(void __iomem *ioaddr, unsigned int mode);
|
|
void dwmac_mmc_intr_all_mask(void __iomem *ioaddr);
|
|
void dwmac_mmc_read(void __iomem *ioaddr, struct stmmac_counters *mmc);
|
|
|
|
#endif /* __MMC_H__ */
|