mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-25 21:54:06 +08:00
1d22924e1c
The AXM55xx family consists of devices that may contain up to 16 ARM Cortex-A15 cores (in a 4x4 cluster configuration). The cores within each cluster share an L2 cache, and the clusters are connected to each other via a CCN-504 cache coherent interconnect. This machine requires CONFIG_ARM_LPAE enabled as all peripherals are located above 4GB in the memory map. Signed-off-by: Anders Berg <anders.berg@lsi.com> Acked-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Arnd Bergmann <arnd@arndb.de>
13 lines
270 B
Plaintext
13 lines
270 B
Plaintext
Axxia AXM55xx device tree bindings
|
|
|
|
Boards using the AXM55xx SoC need to have the following properties:
|
|
|
|
Required root node property:
|
|
|
|
- compatible = "lsi,axm5516"
|
|
|
|
Boards:
|
|
|
|
LSI AXM5516 Validation board (Amarillo)
|
|
compatible = "lsi,axm5516-amarillo", "lsi,axm5516"
|