mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-25 13:43:55 +08:00
b65b4781fb
Since we no longer support discontigmem, node is always zero, so remove this argument. Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
68 lines
1.9 KiB
C
68 lines
1.9 KiB
C
/*
|
|
* DaVinci memory space definitions
|
|
*
|
|
* Author: Kevin Hilman, MontaVista Software, Inc. <source@mvista.com>
|
|
*
|
|
* 2007 (c) MontaVista Software, Inc. This file is licensed under
|
|
* the terms of the GNU General Public License version 2. This program
|
|
* is licensed "as is" without any warranty of any kind, whether express
|
|
* or implied.
|
|
*/
|
|
#ifndef __ASM_ARCH_MEMORY_H
|
|
#define __ASM_ARCH_MEMORY_H
|
|
|
|
/**************************************************************************
|
|
* Included Files
|
|
**************************************************************************/
|
|
#include <asm/page.h>
|
|
#include <asm/sizes.h>
|
|
|
|
/**************************************************************************
|
|
* Definitions
|
|
**************************************************************************/
|
|
#define DAVINCI_DDR_BASE 0x80000000
|
|
#define DA8XX_DDR_BASE 0xc0000000
|
|
|
|
#if defined(CONFIG_ARCH_DAVINCI_DA8XX) && defined(CONFIG_ARCH_DAVINCI_DMx)
|
|
#error Cannot enable DaVinci and DA8XX platforms concurrently
|
|
#elif defined(CONFIG_ARCH_DAVINCI_DA8XX)
|
|
#define PHYS_OFFSET DA8XX_DDR_BASE
|
|
#else
|
|
#define PHYS_OFFSET DAVINCI_DDR_BASE
|
|
#endif
|
|
|
|
#define DDR2_SDRCR_OFFSET 0xc
|
|
#define DDR2_SRPD_BIT BIT(23)
|
|
#define DDR2_MCLKSTOPEN_BIT BIT(30)
|
|
#define DDR2_LPMODEN_BIT BIT(31)
|
|
|
|
/*
|
|
* Increase size of DMA-consistent memory region
|
|
*/
|
|
#define CONSISTENT_DMA_SIZE (14<<20)
|
|
|
|
#ifndef __ASSEMBLY__
|
|
/*
|
|
* Restrict DMA-able region to workaround silicon bug. The bug
|
|
* restricts buffers available for DMA to video hardware to be
|
|
* below 128M
|
|
*/
|
|
static inline void
|
|
__arch_adjust_zones(unsigned long *size, unsigned long *holes)
|
|
{
|
|
unsigned int sz = (128<<20) >> PAGE_SHIFT;
|
|
|
|
size[1] = size[0] - sz;
|
|
size[0] = sz;
|
|
}
|
|
|
|
#define arch_adjust_zones(zone_size, holes) \
|
|
if ((meminfo.bank[0].size >> 20) > 128) __arch_adjust_zones(zone_size, holes)
|
|
|
|
#define ISA_DMA_THRESHOLD (PHYS_OFFSET + (128<<20) - 1)
|
|
#define MAX_DMA_ADDRESS (PAGE_OFFSET + (128<<20))
|
|
|
|
#endif
|
|
|
|
#endif /* __ASM_ARCH_MEMORY_H */
|