mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-26 06:04:14 +08:00
ae38273524
Newer WonderMedia chips introduced another flag in the UART line control register, which controls whether RTS/CTS signalling should be handled in the driver or by the hardware itself. This patch ensures that the kernel can control RTS/CTS (including disabling it altogether) by forcing this flag to software mode on affected chips (only WM8880 so far). Also remove the redundant copy of the binding doc, while we are here. Signed-off-by: Alexey Charkov <alchark@gmail.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
28 lines
711 B
Plaintext
28 lines
711 B
Plaintext
* VIA VT8500 and WonderMedia WM8xxx UART Controller
|
|
|
|
Required properties:
|
|
- compatible: should be "via,vt8500-uart" (for VIA/WonderMedia chips up to and
|
|
including WM8850/WM8950), or "wm,wm8880-uart" (for WM8880 and later)
|
|
|
|
- reg: base physical address of the controller and length of memory mapped
|
|
region.
|
|
|
|
- interrupts: hardware interrupt number
|
|
|
|
- clocks: shall be the input parent clock phandle for the clock. This should
|
|
be the 24Mhz reference clock.
|
|
|
|
Aliases may be defined to ensure the correct ordering of the uarts.
|
|
|
|
Example:
|
|
aliases {
|
|
serial0 = &uart0;
|
|
};
|
|
|
|
uart0: serial@d8200000 {
|
|
compatible = "via,vt8500-uart";
|
|
reg = <0xd8200000 0x1040>;
|
|
interrupts = <32>;
|
|
clocks = <&clkuart0>;
|
|
};
|