mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-27 06:34:11 +08:00
2bfdd113d0
The conversion of the spi-imx driver to use GPIO descriptors
in commit 8cdcd8aeee
("spi: imx/fsl-lpspi: Convert to GPIO descriptors")
helped to detect the following SPI chipselect polarity mismatch on an
imx6q-sabresd:
[ 4.854337] m25p80@0 enforce active low on chipselect handle
Prior to the above commit, the chipselect polarity passed via cs-gpios
property was ignored and considered active-low.
The reason for such mismatch is clearly explained in the comments inside
drivers/gpio/gpiolib-of.c:
* SPI children have active low chip selects
* by default. This can be specified negatively
* by just omitting "spi-cs-high" in the
* device node, or actively by tagging on
* GPIO_ACTIVE_LOW as flag in the device
* tree. If the line is simultaneously
* tagged as active low in the device tree
* and has the "spi-cs-high" set, we get a
* conflict and the "spi-cs-high" flag will
* take precedence.
To properly represent the SPI chipselect polarity, change it to active-low
when the "spi-cs-high" property is absent.
Signed-off-by: Fabio Estevam <festevam@gmail.com>
Reviewed-by: Linus Walleij <linus.walleij@linaro.org>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
412 lines
8.7 KiB
Plaintext
412 lines
8.7 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
/*
|
|
* Copyright (c) 2016 Protonic Holland
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "imx6dl.dtsi"
|
|
#include "imx6qdl-prti6q.dtsi"
|
|
#include <dt-bindings/input/input.h>
|
|
#include <dt-bindings/leds/common.h>
|
|
#include <dt-bindings/sound/fsl-imx-audmux.h>
|
|
|
|
/ {
|
|
model = "Protonic VT7";
|
|
compatible = "prt,prtvt7", "fsl,imx6dl";
|
|
|
|
memory@10000000 {
|
|
device_type = "memory";
|
|
reg = <0x10000000 0x20000000>;
|
|
};
|
|
|
|
backlight_lcd: backlight-lcd {
|
|
compatible = "pwm-backlight";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_backlight>;
|
|
pwms = <&pwm1 0 500000>;
|
|
brightness-levels = <0 20 81 248 1000>;
|
|
default-brightness-level = <20>;
|
|
num-interpolated-steps = <21>;
|
|
power-supply = <®_bl_12v0>;
|
|
enable-gpios = <&gpio4 28 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
autorepeat;
|
|
|
|
esc {
|
|
label = "GPIO Key ESC";
|
|
linux,code = <KEY_ESC>;
|
|
gpios = <&gpio_pca 0 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
up {
|
|
label = "GPIO Key UP";
|
|
linux,code = <KEY_UP>;
|
|
gpios = <&gpio_pca 1 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
down {
|
|
label = "GPIO Key DOWN";
|
|
linux,code = <KEY_DOWN>;
|
|
gpios = <&gpio_pca 4 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
enter {
|
|
label = "GPIO Key Enter";
|
|
linux,code = <KEY_ENTER>;
|
|
gpios = <&gpio_pca 3 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
cycle {
|
|
label = "GPIO Key CYCLE";
|
|
linux,code = <KEY_CYCLEWINDOWS>;
|
|
gpios = <&gpio_pca 2 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
f1 {
|
|
label = "GPIO Key F1";
|
|
linux,code = <KEY_F1>;
|
|
gpios = <&gpio_pca 14 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
f2 {
|
|
label = "GPIO Key F2";
|
|
linux,code = <KEY_F2>;
|
|
gpios = <&gpio_pca 13 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
f3 {
|
|
label = "GPIO Key F3";
|
|
linux,code = <KEY_F3>;
|
|
gpios = <&gpio_pca 12 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
f4 {
|
|
label = "GPIO Key F4";
|
|
linux,code = <KEY_F4>;
|
|
gpios = <&gpio_pca 11 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
f5 {
|
|
label = "GPIO Key F5";
|
|
linux,code = <KEY_F5>;
|
|
gpios = <&gpio_pca 10 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
f6 {
|
|
label = "GPIO Key F6";
|
|
linux,code = <KEY_F6>;
|
|
gpios = <&gpio_pca 5 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
f7 {
|
|
label = "GPIO Key F7";
|
|
linux,code = <KEY_F7>;
|
|
gpios = <&gpio_pca 6 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
f8 {
|
|
label = "GPIO Key F8";
|
|
linux,code = <KEY_F8>;
|
|
gpios = <&gpio_pca 7 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
f9 {
|
|
label = "GPIO Key F9";
|
|
linux,code = <KEY_F9>;
|
|
gpios = <&gpio_pca 8 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
f10 {
|
|
label = "GPIO Key F10";
|
|
linux,code = <KEY_F10>;
|
|
gpios = <&gpio_pca 9 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_leds>;
|
|
|
|
led-debug0 {
|
|
function = LED_FUNCTION_STATUS;
|
|
gpios = <&gpio1 8 GPIO_ACTIVE_HIGH>;
|
|
linux,default-trigger = "heartbeat";
|
|
};
|
|
};
|
|
|
|
reg_bl_12v0: regulator-bl-12v0 {
|
|
compatible = "regulator-fixed";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_reg_bl_12v0>;
|
|
regulator-name = "bl-12v0";
|
|
regulator-min-microvolt = <12000000>;
|
|
regulator-max-microvolt = <12000000>;
|
|
gpio = <&gpio1 7 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
};
|
|
|
|
reg_1v8: regulator-1v8 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "1v8";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
};
|
|
|
|
sound {
|
|
compatible = "simple-audio-card";
|
|
simple-audio-card,name = "prti6q-sgtl5000";
|
|
simple-audio-card,format = "i2s";
|
|
simple-audio-card,widgets =
|
|
"Microphone", "Microphone Jack",
|
|
"Line", "Line In Jack",
|
|
"Headphone", "Headphone Jack",
|
|
"Speaker", "External Speaker";
|
|
simple-audio-card,routing =
|
|
"MIC_IN", "Microphone Jack",
|
|
"LINE_IN", "Line In Jack",
|
|
"Headphone Jack", "HP_OUT",
|
|
"External Speaker", "LINE_OUT";
|
|
|
|
simple-audio-card,cpu {
|
|
sound-dai = <&ssi1>;
|
|
system-clock-frequency = <0>;
|
|
};
|
|
|
|
simple-audio-card,codec {
|
|
sound-dai = <&sgtl5000>;
|
|
bitclock-master;
|
|
frame-master;
|
|
};
|
|
};
|
|
};
|
|
|
|
&audmux {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_audmux>;
|
|
status = "okay";
|
|
|
|
mux-ssi1 {
|
|
fsl,audmux-port = <0>;
|
|
fsl,port-config = <
|
|
IMX_AUDMUX_V2_PTCR_SYN 0
|
|
IMX_AUDMUX_V2_PTCR_TFSEL(2) 0
|
|
IMX_AUDMUX_V2_PTCR_TCSEL(2) 0
|
|
IMX_AUDMUX_V2_PTCR_TFSDIR 0
|
|
IMX_AUDMUX_V2_PTCR_TCLKDIR IMX_AUDMUX_V2_PDCR_RXDSEL(2)
|
|
>;
|
|
};
|
|
|
|
mux-pins3 {
|
|
fsl,audmux-port = <2>;
|
|
fsl,port-config = <
|
|
IMX_AUDMUX_V2_PTCR_SYN IMX_AUDMUX_V2_PDCR_RXDSEL(0)
|
|
0 IMX_AUDMUX_V2_PDCR_TXRXEN
|
|
>;
|
|
};
|
|
};
|
|
|
|
&can1 {
|
|
pinctrl-0 = <&pinctrl_can1 &pinctrl_can1phy>;
|
|
};
|
|
|
|
&clks {
|
|
assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>;
|
|
assigned-clock-parents = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>;
|
|
};
|
|
|
|
&ecspi2 {
|
|
cs-gpios = <&gpio2 26 GPIO_ACTIVE_LOW>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_ecspi2>;
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c1 {
|
|
sgtl5000: audio-codec@a {
|
|
compatible = "fsl,sgtl5000";
|
|
reg = <0xa>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_codec>;
|
|
#sound-dai-cells = <0>;
|
|
clocks = <&clks 201>;
|
|
VDDA-supply = <®_3v3>;
|
|
VDDIO-supply = <®_3v3>;
|
|
VDDD-supply = <®_1v8>;
|
|
};
|
|
};
|
|
|
|
&i2c3 {
|
|
rtc@51 {
|
|
compatible = "nxp,pcf8563";
|
|
reg = <0x51>;
|
|
};
|
|
|
|
gpio_pca: gpio@74 {
|
|
compatible = "nxp,pca9539";
|
|
reg = <0x74>;
|
|
interrupts-extended = <&gpio4 5 IRQ_TYPE_LEVEL_LOW>;
|
|
#gpio-cells = <2>;
|
|
gpio-controller;
|
|
};
|
|
};
|
|
|
|
&ipu1 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_ipu1_csi0>;
|
|
status = "okay";
|
|
};
|
|
|
|
&pwm1 {
|
|
#pwm-cells = <2>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_pwm1>;
|
|
status = "okay";
|
|
};
|
|
|
|
&snvs_poweroff {
|
|
status = "okay";
|
|
};
|
|
|
|
&snvs_pwrkey {
|
|
status = "okay";
|
|
};
|
|
|
|
&ssi1 {
|
|
#sound-dai-cells = <0>;
|
|
fsl,mode = "ac97-slave";
|
|
status = "okay";
|
|
};
|
|
|
|
&usbh1 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&vpu {
|
|
status = "disabled";
|
|
};
|
|
|
|
&iomuxc {
|
|
pinctrl_audmux: audmuxgrp {
|
|
fsl,pins = <
|
|
MX6QDL_PAD_CSI0_MCLK__CCM_CLKO1 0x030b0
|
|
MX6QDL_PAD_CSI0_DAT7__AUD3_RXD 0x130b0
|
|
MX6QDL_PAD_CSI0_DAT4__AUD3_TXC 0x130b0
|
|
MX6QDL_PAD_CSI0_DAT5__AUD3_TXD 0x110b0
|
|
MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0
|
|
>;
|
|
};
|
|
|
|
pinctrl_backlight: backlightgrp {
|
|
fsl,pins = <
|
|
MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28 0x1b0b0
|
|
>;
|
|
};
|
|
|
|
pinctrl_can1phy: can1phy {
|
|
fsl,pins = <
|
|
/* CAN1_SR */
|
|
MX6QDL_PAD_KEY_COL3__GPIO4_IO12 0x13070
|
|
/* CAN1_TERM */
|
|
MX6QDL_PAD_GPIO_0__GPIO1_IO00 0x1b0b0
|
|
>;
|
|
};
|
|
|
|
pinctrl_codec: codecgrp {
|
|
fsl,pins = <
|
|
/* AUDIO_nRESET */
|
|
MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21 0x1f0b0
|
|
>;
|
|
};
|
|
|
|
pinctrl_ecspi2: ecspi2grp {
|
|
fsl,pins = <
|
|
MX6QDL_PAD_EIM_OE__ECSPI2_MISO 0x100b1
|
|
MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK 0x100b1
|
|
MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI 0x100b1
|
|
MX6QDL_PAD_EIM_RW__GPIO2_IO26 0x000b1
|
|
>;
|
|
};
|
|
|
|
pinctrl_ipu1_csi0: ipu1csi0grp {
|
|
fsl,pins = <
|
|
MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12 0x1b0b0
|
|
MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13 0x1b0b0
|
|
MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14 0x1b0b0
|
|
MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15 0x1b0b0
|
|
MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16 0x1b0b0
|
|
MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17 0x1b0b0
|
|
MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18 0x1b0b0
|
|
MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19 0x1b0b0
|
|
MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x1b0b0
|
|
/* ITU656_nRESET */
|
|
MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x1b0b0
|
|
/* ITU656_nPDN */
|
|
MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20 0x1b0b0
|
|
>;
|
|
};
|
|
|
|
pinctrl_ipu1_disp: ipudisp1grp {
|
|
fsl,pins = <
|
|
MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0xb0
|
|
MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0xb0
|
|
|
|
MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0xb0
|
|
MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0xb0
|
|
MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0xb0
|
|
MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0xb0
|
|
MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0xb0
|
|
MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0xb0
|
|
MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0xb0
|
|
MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0xb0
|
|
|
|
MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0xb0
|
|
MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0xb0
|
|
MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0xb0
|
|
MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0xb0
|
|
MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0xb0
|
|
MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0xb0
|
|
MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0xb0
|
|
MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0xb0
|
|
|
|
MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0xb0
|
|
MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0xb0
|
|
MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0xb0
|
|
MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0xb0
|
|
MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0xb0
|
|
MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0xb0
|
|
MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0xb0
|
|
MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0xb0
|
|
>;
|
|
};
|
|
|
|
pinctrl_leds: ledsgrp {
|
|
fsl,pins = <
|
|
MX6QDL_PAD_GPIO_8__GPIO1_IO08 0x1b0b0
|
|
>;
|
|
};
|
|
|
|
pinctrl_pwm1: pwm1grp {
|
|
fsl,pins = <
|
|
MX6QDL_PAD_GPIO_9__PWM1_OUT 0x1b0b0
|
|
>;
|
|
};
|
|
|
|
pinctrl_reg_bl_12v0: 12blgrp {
|
|
fsl,pins = <
|
|
MX6QDL_PAD_GPIO_7__GPIO1_IO07 0x1b0b0
|
|
>;
|
|
};
|
|
|
|
pinctrl_tsc: tscgrp {
|
|
|
|
fsl,pins = <
|
|
MX6QDL_PAD_EIM_D20__GPIO3_IO20 0x1b0b0
|
|
MX6QDL_PAD_EIM_EB2__GPIO2_IO30 0x1b0b0
|
|
>;
|
|
};
|
|
};
|