mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-27 06:34:11 +08:00
dce1431cb3
The fsl-diu-fb driver no longer uses this define, and we have a common one to cover this already (FBIO_WAITFORVSYNC). Signed-off-by: Mike Frysinger <vapier@gentoo.org> Signed-off-by: Paul Mundt <lethal@linux-sh.org>
223 lines
5.2 KiB
C
223 lines
5.2 KiB
C
/*
|
|
* Copyright 2008 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
*
|
|
* Freescale DIU Frame Buffer device driver
|
|
*
|
|
* Authors: Hongjun Chen <hong-jun.chen@freescale.com>
|
|
* Paul Widmer <paul.widmer@freescale.com>
|
|
* Srikanth Srinivasan <srikanth.srinivasan@freescale.com>
|
|
* York Sun <yorksun@freescale.com>
|
|
*
|
|
* Based on imxfb.c Copyright (C) 2004 S.Hauer, Pengutronix
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*
|
|
*/
|
|
|
|
#ifndef __FSL_DIU_FB_H__
|
|
#define __FSL_DIU_FB_H__
|
|
|
|
/* Arbitrary threshold to determine the allocation method
|
|
* See mpc8610fb_set_par(), map_video_memory(), and unmap_video_memory()
|
|
*/
|
|
#define MEM_ALLOC_THRESHOLD (1024*768*4+32)
|
|
/* Minimum value that the pixel clock can be set to in pico seconds
|
|
* This is determined by platform clock/3 where the minimum platform
|
|
* clock is 533MHz. This gives 5629 pico seconds.
|
|
*/
|
|
#define MIN_PIX_CLK 5629
|
|
#define MAX_PIX_CLK 96096
|
|
|
|
#include <linux/types.h>
|
|
|
|
struct mfb_alpha {
|
|
int enable;
|
|
int alpha;
|
|
};
|
|
|
|
struct mfb_chroma_key {
|
|
int enable;
|
|
__u8 red_max;
|
|
__u8 green_max;
|
|
__u8 blue_max;
|
|
__u8 red_min;
|
|
__u8 green_min;
|
|
__u8 blue_min;
|
|
};
|
|
|
|
struct aoi_display_offset {
|
|
int x_aoi_d;
|
|
int y_aoi_d;
|
|
};
|
|
|
|
#define MFB_SET_CHROMA_KEY _IOW('M', 1, struct mfb_chroma_key)
|
|
#define MFB_SET_BRIGHTNESS _IOW('M', 3, __u8)
|
|
|
|
#define MFB_SET_ALPHA 0x80014d00
|
|
#define MFB_GET_ALPHA 0x40014d00
|
|
#define MFB_SET_AOID 0x80084d04
|
|
#define MFB_GET_AOID 0x40084d04
|
|
#define MFB_SET_PIXFMT 0x80014d08
|
|
#define MFB_GET_PIXFMT 0x40014d08
|
|
|
|
#define FBIOGET_GWINFO 0x46E0
|
|
#define FBIOPUT_GWINFO 0x46E1
|
|
|
|
#ifdef __KERNEL__
|
|
#include <linux/spinlock.h>
|
|
|
|
/*
|
|
* These are the fields of area descriptor(in DDR memory) for every plane
|
|
*/
|
|
struct diu_ad {
|
|
/* Word 0(32-bit) in DDR memory */
|
|
/* __u16 comp; */
|
|
/* __u16 pixel_s:2; */
|
|
/* __u16 pallete:1; */
|
|
/* __u16 red_c:2; */
|
|
/* __u16 green_c:2; */
|
|
/* __u16 blue_c:2; */
|
|
/* __u16 alpha_c:3; */
|
|
/* __u16 byte_f:1; */
|
|
/* __u16 res0:3; */
|
|
|
|
__be32 pix_fmt; /* hard coding pixel format */
|
|
|
|
/* Word 1(32-bit) in DDR memory */
|
|
__le32 addr;
|
|
|
|
/* Word 2(32-bit) in DDR memory */
|
|
/* __u32 delta_xs:11; */
|
|
/* __u32 res1:1; */
|
|
/* __u32 delta_ys:11; */
|
|
/* __u32 res2:1; */
|
|
/* __u32 g_alpha:8; */
|
|
__le32 src_size_g_alpha;
|
|
|
|
/* Word 3(32-bit) in DDR memory */
|
|
/* __u32 delta_xi:11; */
|
|
/* __u32 res3:5; */
|
|
/* __u32 delta_yi:11; */
|
|
/* __u32 res4:3; */
|
|
/* __u32 flip:2; */
|
|
__le32 aoi_size;
|
|
|
|
/* Word 4(32-bit) in DDR memory */
|
|
/*__u32 offset_xi:11;
|
|
__u32 res5:5;
|
|
__u32 offset_yi:11;
|
|
__u32 res6:5;
|
|
*/
|
|
__le32 offset_xyi;
|
|
|
|
/* Word 5(32-bit) in DDR memory */
|
|
/*__u32 offset_xd:11;
|
|
__u32 res7:5;
|
|
__u32 offset_yd:11;
|
|
__u32 res8:5; */
|
|
__le32 offset_xyd;
|
|
|
|
|
|
/* Word 6(32-bit) in DDR memory */
|
|
__u8 ckmax_r;
|
|
__u8 ckmax_g;
|
|
__u8 ckmax_b;
|
|
__u8 res9;
|
|
|
|
/* Word 7(32-bit) in DDR memory */
|
|
__u8 ckmin_r;
|
|
__u8 ckmin_g;
|
|
__u8 ckmin_b;
|
|
__u8 res10;
|
|
/* __u32 res10:8; */
|
|
|
|
/* Word 8(32-bit) in DDR memory */
|
|
__le32 next_ad;
|
|
|
|
/* Word 9(32-bit) in DDR memory, just for 64-bit aligned */
|
|
__u32 paddr;
|
|
} __attribute__ ((packed));
|
|
|
|
/* DIU register map */
|
|
struct diu {
|
|
__be32 desc[3];
|
|
__be32 gamma;
|
|
__be32 pallete;
|
|
__be32 cursor;
|
|
__be32 curs_pos;
|
|
__be32 diu_mode;
|
|
__be32 bgnd;
|
|
__be32 bgnd_wb;
|
|
__be32 disp_size;
|
|
__be32 wb_size;
|
|
__be32 wb_mem_addr;
|
|
__be32 hsyn_para;
|
|
__be32 vsyn_para;
|
|
__be32 syn_pol;
|
|
__be32 thresholds;
|
|
__be32 int_status;
|
|
__be32 int_mask;
|
|
__be32 colorbar[8];
|
|
__be32 filling;
|
|
__be32 plut;
|
|
} __attribute__ ((packed));
|
|
|
|
struct diu_hw {
|
|
struct diu *diu_reg;
|
|
spinlock_t reg_lock;
|
|
|
|
__u32 mode; /* DIU operation mode */
|
|
};
|
|
|
|
struct diu_addr {
|
|
__u8 __iomem *vaddr; /* Virtual address */
|
|
dma_addr_t paddr; /* Physical address */
|
|
__u32 offset;
|
|
};
|
|
|
|
struct diu_pool {
|
|
struct diu_addr ad;
|
|
struct diu_addr gamma;
|
|
struct diu_addr pallete;
|
|
struct diu_addr cursor;
|
|
};
|
|
|
|
#define FSL_DIU_BASE_OFFSET 0x2C000 /* Offset of DIU */
|
|
#define INT_LCDC 64 /* DIU interrupt number */
|
|
|
|
#define FSL_AOI_NUM 6 /* 5 AOIs and one dummy AOI */
|
|
/* 1 for plane 0, 2 for plane 1&2 each */
|
|
|
|
/* Minimum X and Y resolutions */
|
|
#define MIN_XRES 64
|
|
#define MIN_YRES 64
|
|
|
|
/* HW cursor parameters */
|
|
#define MAX_CURS 32
|
|
|
|
/* Modes of operation of DIU */
|
|
#define MFB_MODE0 0 /* DIU off */
|
|
#define MFB_MODE1 1 /* All three planes output to display */
|
|
#define MFB_MODE2 2 /* Plane 1 to display, planes 2+3 written back*/
|
|
#define MFB_MODE3 3 /* All three planes written back to memory */
|
|
#define MFB_MODE4 4 /* Color bar generation */
|
|
|
|
/* INT_STATUS/INT_MASK field descriptions */
|
|
#define INT_VSYNC 0x01 /* Vsync interrupt */
|
|
#define INT_VSYNC_WB 0x02 /* Vsync interrupt for write back operation */
|
|
#define INT_UNDRUN 0x04 /* Under run exception interrupt */
|
|
#define INT_PARERR 0x08 /* Display parameters error interrupt */
|
|
#define INT_LS_BF_VS 0x10 /* Lines before vsync. interrupt */
|
|
|
|
/* Panels'operation modes */
|
|
#define MFB_TYPE_OUTPUT 0 /* Panel output to display */
|
|
#define MFB_TYPE_OFF 1 /* Panel off */
|
|
#define MFB_TYPE_WB 2 /* Panel written back to memory */
|
|
#define MFB_TYPE_TEST 3 /* Panel generate color bar */
|
|
|
|
#endif /* __KERNEL__ */
|
|
#endif /* __FSL_DIU_FB_H__ */
|