mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-27 06:34:11 +08:00
85fd6d63bf
This patch moves S3C2410 stuff into mach-s3c24xx/ directory so that we can merge the s3c24 series' directories to the just one mach-s3c24xx/ directory. And this patch is including following. - re-ordered alphabetically by option text at Kconfig and Makefile - removed unused option, MACH_N35 - fixed duplcated option name, S3C2410_DMA to S3C24XX_DMA which is in plat-s3c24xx/ Cc: Ben Dooks <ben-linux@fluff.org> Cc: Russell King <rmk+kernel@arm.linux.org.uk> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
54 lines
1.9 KiB
C
54 lines
1.9 KiB
C
/* arch/arm/mach-s3c2410/include/mach/regs-irq.h
|
|
*
|
|
* Copyright (c) 2003 Simtec Electronics <linux@simtec.co.uk>
|
|
* http://www.simtec.co.uk/products/SWLINUX/
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
|
|
#ifndef ___ASM_ARCH_REGS_IRQ_H
|
|
#define ___ASM_ARCH_REGS_IRQ_H
|
|
|
|
/* interrupt controller */
|
|
|
|
#define S3C2410_IRQREG(x) ((x) + S3C24XX_VA_IRQ)
|
|
#define S3C2410_EINTREG(x) ((x) + S3C24XX_VA_GPIO)
|
|
#define S3C24XX_EINTREG(x) ((x) + S3C24XX_VA_GPIO2)
|
|
|
|
#define S3C2410_SRCPND S3C2410_IRQREG(0x000)
|
|
#define S3C2410_INTMOD S3C2410_IRQREG(0x004)
|
|
#define S3C2410_INTMSK S3C2410_IRQREG(0x008)
|
|
#define S3C2410_PRIORITY S3C2410_IRQREG(0x00C)
|
|
#define S3C2410_INTPND S3C2410_IRQREG(0x010)
|
|
#define S3C2410_INTOFFSET S3C2410_IRQREG(0x014)
|
|
#define S3C2410_SUBSRCPND S3C2410_IRQREG(0x018)
|
|
#define S3C2410_INTSUBMSK S3C2410_IRQREG(0x01C)
|
|
|
|
#define S3C2416_PRIORITY_MODE1 S3C2410_IRQREG(0x030)
|
|
#define S3C2416_PRIORITY_UPDATE1 S3C2410_IRQREG(0x034)
|
|
#define S3C2416_SRCPND2 S3C2410_IRQREG(0x040)
|
|
#define S3C2416_INTMOD2 S3C2410_IRQREG(0x044)
|
|
#define S3C2416_INTMSK2 S3C2410_IRQREG(0x048)
|
|
#define S3C2416_INTPND2 S3C2410_IRQREG(0x050)
|
|
#define S3C2416_INTOFFSET2 S3C2410_IRQREG(0x054)
|
|
#define S3C2416_PRIORITY_MODE2 S3C2410_IRQREG(0x070)
|
|
#define S3C2416_PRIORITY_UPDATE2 S3C2410_IRQREG(0x074)
|
|
|
|
/* mask: 0=enable, 1=disable
|
|
* 1 bit EINT, 4=EINT4, 23=EINT23
|
|
* EINT0,1,2,3 are not handled here.
|
|
*/
|
|
|
|
#define S3C2410_EINTMASK S3C2410_EINTREG(0x0A4)
|
|
#define S3C2410_EINTPEND S3C2410_EINTREG(0X0A8)
|
|
#define S3C2412_EINTMASK S3C2410_EINTREG(0x0B4)
|
|
#define S3C2412_EINTPEND S3C2410_EINTREG(0X0B8)
|
|
|
|
#define S3C24XX_EINTMASK S3C24XX_EINTREG(0x0A4)
|
|
#define S3C24XX_EINTPEND S3C24XX_EINTREG(0X0A8)
|
|
|
|
#endif /* ___ASM_ARCH_REGS_IRQ_H */
|