mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-25 13:43:55 +08:00
4740f73fe5
CONFIG_HOTPLUG is going away as an option so __devexit is no longer needed. Signed-off-by: Bill Pemberton <wfp5p@virginia.edu> Cc: Srinidhi Kasagar <srinidhi.kasagar@stericsson.com> Cc: Peter Tyser <ptyser@xes-inc.com> Cc: Daniel Walker <dwalker@fifo99.com> Cc: Bryan Huntsman <bryanh@codeaurora.org> Acked-by: David Brown <davidb@codeaurora.org> Acked-by: Linus Walleij <linus.walleij@linaro.org> Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
184 lines
4.8 KiB
C
184 lines
4.8 KiB
C
/*
|
|
* lpc_sch.c - LPC interface for Intel Poulsbo SCH
|
|
*
|
|
* LPC bridge function of the Intel SCH contains many other
|
|
* functional units, such as Interrupt controllers, Timers,
|
|
* Power Management, System Management, GPIO, RTC, and LPC
|
|
* Configuration Registers.
|
|
*
|
|
* Copyright (c) 2010 CompuLab Ltd
|
|
* Author: Denis Turischev <denis@compulab.co.il>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License 2 as published
|
|
* by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; see the file COPYING. If not, write to
|
|
* the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/module.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/acpi.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/mfd/core.h>
|
|
|
|
#define SMBASE 0x40
|
|
#define SMBUS_IO_SIZE 64
|
|
|
|
#define GPIOBASE 0x44
|
|
#define GPIO_IO_SIZE 64
|
|
#define GPIO_IO_SIZE_CENTERTON 128
|
|
|
|
#define WDTBASE 0x84
|
|
#define WDT_IO_SIZE 64
|
|
|
|
static struct resource smbus_sch_resource = {
|
|
.flags = IORESOURCE_IO,
|
|
};
|
|
|
|
|
|
static struct resource gpio_sch_resource = {
|
|
.flags = IORESOURCE_IO,
|
|
};
|
|
|
|
static struct mfd_cell lpc_sch_cells[] = {
|
|
{
|
|
.name = "isch_smbus",
|
|
.num_resources = 1,
|
|
.resources = &smbus_sch_resource,
|
|
},
|
|
{
|
|
.name = "sch_gpio",
|
|
.num_resources = 1,
|
|
.resources = &gpio_sch_resource,
|
|
},
|
|
};
|
|
|
|
static struct resource wdt_sch_resource = {
|
|
.flags = IORESOURCE_IO,
|
|
};
|
|
|
|
static struct mfd_cell tunnelcreek_cells[] = {
|
|
{
|
|
.name = "ie6xx_wdt",
|
|
.num_resources = 1,
|
|
.resources = &wdt_sch_resource,
|
|
},
|
|
};
|
|
|
|
static DEFINE_PCI_DEVICE_TABLE(lpc_sch_ids) = {
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_SCH_LPC) },
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ITC_LPC) },
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_CENTERTON_ILB) },
|
|
{ 0, }
|
|
};
|
|
MODULE_DEVICE_TABLE(pci, lpc_sch_ids);
|
|
|
|
static int lpc_sch_probe(struct pci_dev *dev,
|
|
const struct pci_device_id *id)
|
|
{
|
|
unsigned int base_addr_cfg;
|
|
unsigned short base_addr;
|
|
int i;
|
|
int ret;
|
|
|
|
pci_read_config_dword(dev, SMBASE, &base_addr_cfg);
|
|
if (!(base_addr_cfg & (1 << 31))) {
|
|
dev_err(&dev->dev, "Decode of the SMBus I/O range disabled\n");
|
|
return -ENODEV;
|
|
}
|
|
base_addr = (unsigned short)base_addr_cfg;
|
|
if (base_addr == 0) {
|
|
dev_err(&dev->dev, "I/O space for SMBus uninitialized\n");
|
|
return -ENODEV;
|
|
}
|
|
|
|
smbus_sch_resource.start = base_addr;
|
|
smbus_sch_resource.end = base_addr + SMBUS_IO_SIZE - 1;
|
|
|
|
pci_read_config_dword(dev, GPIOBASE, &base_addr_cfg);
|
|
if (!(base_addr_cfg & (1 << 31))) {
|
|
dev_err(&dev->dev, "Decode of the GPIO I/O range disabled\n");
|
|
return -ENODEV;
|
|
}
|
|
base_addr = (unsigned short)base_addr_cfg;
|
|
if (base_addr == 0) {
|
|
dev_err(&dev->dev, "I/O space for GPIO uninitialized\n");
|
|
return -ENODEV;
|
|
}
|
|
|
|
gpio_sch_resource.start = base_addr;
|
|
|
|
if (id->device == PCI_DEVICE_ID_INTEL_CENTERTON_ILB)
|
|
gpio_sch_resource.end = base_addr + GPIO_IO_SIZE_CENTERTON - 1;
|
|
else
|
|
gpio_sch_resource.end = base_addr + GPIO_IO_SIZE - 1;
|
|
|
|
for (i=0; i < ARRAY_SIZE(lpc_sch_cells); i++)
|
|
lpc_sch_cells[i].id = id->device;
|
|
|
|
ret = mfd_add_devices(&dev->dev, 0,
|
|
lpc_sch_cells, ARRAY_SIZE(lpc_sch_cells), NULL,
|
|
0, NULL);
|
|
if (ret)
|
|
goto out_dev;
|
|
|
|
if (id->device == PCI_DEVICE_ID_INTEL_ITC_LPC
|
|
|| id->device == PCI_DEVICE_ID_INTEL_CENTERTON_ILB) {
|
|
pci_read_config_dword(dev, WDTBASE, &base_addr_cfg);
|
|
if (!(base_addr_cfg & (1 << 31))) {
|
|
dev_err(&dev->dev, "Decode of the WDT I/O range disabled\n");
|
|
ret = -ENODEV;
|
|
goto out_dev;
|
|
}
|
|
base_addr = (unsigned short)base_addr_cfg;
|
|
if (base_addr == 0) {
|
|
dev_err(&dev->dev, "I/O space for WDT uninitialized\n");
|
|
ret = -ENODEV;
|
|
goto out_dev;
|
|
}
|
|
|
|
wdt_sch_resource.start = base_addr;
|
|
wdt_sch_resource.end = base_addr + WDT_IO_SIZE - 1;
|
|
|
|
for (i = 0; i < ARRAY_SIZE(tunnelcreek_cells); i++)
|
|
tunnelcreek_cells[i].id = id->device;
|
|
|
|
ret = mfd_add_devices(&dev->dev, 0, tunnelcreek_cells,
|
|
ARRAY_SIZE(tunnelcreek_cells), NULL,
|
|
0, NULL);
|
|
}
|
|
|
|
return ret;
|
|
out_dev:
|
|
mfd_remove_devices(&dev->dev);
|
|
return ret;
|
|
}
|
|
|
|
static void lpc_sch_remove(struct pci_dev *dev)
|
|
{
|
|
mfd_remove_devices(&dev->dev);
|
|
}
|
|
|
|
static struct pci_driver lpc_sch_driver = {
|
|
.name = "lpc_sch",
|
|
.id_table = lpc_sch_ids,
|
|
.probe = lpc_sch_probe,
|
|
.remove = lpc_sch_remove,
|
|
};
|
|
|
|
module_pci_driver(lpc_sch_driver);
|
|
|
|
MODULE_AUTHOR("Denis Turischev <denis@compulab.co.il>");
|
|
MODULE_DESCRIPTION("LPC interface for Intel Poulsbo SCH");
|
|
MODULE_LICENSE("GPL");
|