mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-22 12:14:01 +08:00
9a8fd55899
The attached patches provides part 6 of an architecture implementation for the Tensilica Xtensa CPU series. Signed-off-by: Chris Zankel <chris@zankel.net> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
35 lines
900 B
C
35 lines
900 B
C
/*
|
|
* include/asm-xtensa/scatterlist.h
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Copyright (C) 2001 - 2005 Tensilica Inc.
|
|
*/
|
|
|
|
#ifndef _XTENSA_SCATTERLIST_H
|
|
#define _XTENSA_SCATTERLIST_H
|
|
|
|
struct scatterlist {
|
|
struct page *page;
|
|
unsigned int offset;
|
|
dma_addr_t dma_address;
|
|
unsigned int length;
|
|
};
|
|
|
|
/*
|
|
* These macros should be used after a pci_map_sg call has been done
|
|
* to get bus addresses of each of the SG entries and their lengths.
|
|
* You should only work with the number of sg entries pci_map_sg
|
|
* returns, or alternatively stop on the first sg_dma_len(sg) which
|
|
* is 0.
|
|
*/
|
|
#define sg_dma_address(sg) ((sg)->dma_address)
|
|
#define sg_dma_len(sg) ((sg)->length)
|
|
|
|
|
|
#define ISA_DMA_THRESHOLD (~0UL)
|
|
|
|
#endif /* _XTENSA_SCATTERLIST_H */
|