mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-16 01:04:08 +08:00
62e59c4e69
Now that we've gotten rid of clk_readl() we can remove io.h from the clk-provider header and push out the io.h include to any code that isn't already including the io.h header but using things like readl/writel, etc. Found with this grep: git grep -l clk-provider.h | grep '.c$' | xargs git grep -L 'linux/io.h' | \ xargs git grep -l \ -e '\<__iowrite32_copy\>' --or \ -e '\<__ioread32_copy\>' --or \ -e '\<__iowrite64_copy\>' --or \ -e '\<ioremap_page_range\>' --or \ -e '\<ioremap_huge_init\>' --or \ -e '\<arch_ioremap_pud_supported\>' --or \ -e '\<arch_ioremap_pmd_supported\>' --or \ -e '\<devm_ioport_map\>' --or \ -e '\<devm_ioport_unmap\>' --or \ -e '\<IOMEM_ERR_PTR\>' --or \ -e '\<devm_ioremap\>' --or \ -e '\<devm_ioremap_nocache\>' --or \ -e '\<devm_ioremap_wc\>' --or \ -e '\<devm_iounmap\>' --or \ -e '\<devm_ioremap_release\>' --or \ -e '\<devm_memremap\>' --or \ -e '\<devm_memunmap\>' --or \ -e '\<__devm_memremap_pages\>' --or \ -e '\<pci_remap_cfgspace\>' --or \ -e '\<arch_has_dev_port\>' --or \ -e '\<arch_phys_wc_add\>' --or \ -e '\<arch_phys_wc_del\>' --or \ -e '\<memremap\>' --or \ -e '\<memunmap\>' --or \ -e '\<arch_io_reserve_memtype_wc\>' --or \ -e '\<arch_io_free_memtype_wc\>' --or \ -e '\<__io_aw\>' --or \ -e '\<__io_pbw\>' --or \ -e '\<__io_paw\>' --or \ -e '\<__io_pbr\>' --or \ -e '\<__io_par\>' --or \ -e '\<__raw_readb\>' --or \ -e '\<__raw_readw\>' --or \ -e '\<__raw_readl\>' --or \ -e '\<__raw_readq\>' --or \ -e '\<__raw_writeb\>' --or \ -e '\<__raw_writew\>' --or \ -e '\<__raw_writel\>' --or \ -e '\<__raw_writeq\>' --or \ -e '\<readb\>' --or \ -e '\<readw\>' --or \ -e '\<readl\>' --or \ -e '\<readq\>' --or \ -e '\<writeb\>' --or \ -e '\<writew\>' --or \ -e '\<writel\>' --or \ -e '\<writeq\>' --or \ -e '\<readb_relaxed\>' --or \ -e '\<readw_relaxed\>' --or \ -e '\<readl_relaxed\>' --or \ -e '\<readq_relaxed\>' --or \ -e '\<writeb_relaxed\>' --or \ -e '\<writew_relaxed\>' --or \ -e '\<writel_relaxed\>' --or \ -e '\<writeq_relaxed\>' --or \ -e '\<readsb\>' --or \ -e '\<readsw\>' --or \ -e '\<readsl\>' --or \ -e '\<readsq\>' --or \ -e '\<writesb\>' --or \ -e '\<writesw\>' --or \ -e '\<writesl\>' --or \ -e '\<writesq\>' --or \ -e '\<inb\>' --or \ -e '\<inw\>' --or \ -e '\<inl\>' --or \ -e '\<outb\>' --or \ -e '\<outw\>' --or \ -e '\<outl\>' --or \ -e '\<inb_p\>' --or \ -e '\<inw_p\>' --or \ -e '\<inl_p\>' --or \ -e '\<outb_p\>' --or \ -e '\<outw_p\>' --or \ -e '\<outl_p\>' --or \ -e '\<insb\>' --or \ -e '\<insw\>' --or \ -e '\<insl\>' --or \ -e '\<outsb\>' --or \ -e '\<outsw\>' --or \ -e '\<outsl\>' --or \ -e '\<insb_p\>' --or \ -e '\<insw_p\>' --or \ -e '\<insl_p\>' --or \ -e '\<outsb_p\>' --or \ -e '\<outsw_p\>' --or \ -e '\<outsl_p\>' --or \ -e '\<ioread8\>' --or \ -e '\<ioread16\>' --or \ -e '\<ioread32\>' --or \ -e '\<ioread64\>' --or \ -e '\<iowrite8\>' --or \ -e '\<iowrite16\>' --or \ -e '\<iowrite32\>' --or \ -e '\<iowrite64\>' --or \ -e '\<ioread16be\>' --or \ -e '\<ioread32be\>' --or \ -e '\<ioread64be\>' --or \ -e '\<iowrite16be\>' --or \ -e '\<iowrite32be\>' --or \ -e '\<iowrite64be\>' --or \ -e '\<ioread8_rep\>' --or \ -e '\<ioread16_rep\>' --or \ -e '\<ioread32_rep\>' --or \ -e '\<ioread64_rep\>' --or \ -e '\<iowrite8_rep\>' --or \ -e '\<iowrite16_rep\>' --or \ -e '\<iowrite32_rep\>' --or \ -e '\<iowrite64_rep\>' --or \ -e '\<__io_virt\>' --or \ -e '\<pci_iounmap\>' --or \ -e '\<virt_to_phys\>' --or \ -e '\<phys_to_virt\>' --or \ -e '\<ioremap_uc\>' --or \ -e '\<ioremap\>' --or \ -e '\<__ioremap\>' --or \ -e '\<iounmap\>' --or \ -e '\<ioremap\>' --or \ -e '\<ioremap_nocache\>' --or \ -e '\<ioremap_uc\>' --or \ -e '\<ioremap_wc\>' --or \ -e '\<ioremap_wc\>' --or \ -e '\<ioremap_wt\>' --or \ -e '\<ioport_map\>' --or \ -e '\<ioport_unmap\>' --or \ -e '\<ioport_map\>' --or \ -e '\<ioport_unmap\>' --or \ -e '\<xlate_dev_kmem_ptr\>' --or \ -e '\<xlate_dev_mem_ptr\>' --or \ -e '\<unxlate_dev_mem_ptr\>' --or \ -e '\<virt_to_bus\>' --or \ -e '\<bus_to_virt\>' --or \ -e '\<memset_io\>' --or \ -e '\<memcpy_fromio\>' --or \ -e '\<memcpy_toio\>' I also reordered a couple includes when they weren't alphabetical and removed clk.h from kona, replacing it with clk-provider.h because that driver doesn't use clk consumer APIs. Acked-by: Geert Uytterhoeven <geert+renesas@glider.be> Cc: Chen-Yu Tsai <wens@csie.org> Acked-by: Maxime Ripard <maxime.ripard@bootlin.com> Acked-by: Tero Kristo <t-kristo@ti.com> Acked-by: Sekhar Nori <nsekhar@ti.com> Cc: Krzysztof Kozlowski <krzk@kernel.org> Acked-by: Mark Brown <broonie@kernel.org> Cc: Chris Zankel <chris@zankel.net> Acked-by: Max Filippov <jcmvbkbc@gmail.com> Acked-by: John Crispin <john@phrozen.org> Acked-by: Heiko Stuebner <heiko@sntech.de> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
229 lines
6.3 KiB
C
229 lines
6.3 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* PLL clock descriptions for TI DA850/OMAP-L138/AM18XX
|
|
*
|
|
* Copyright (C) 2018 David Lechner <david@lechnology.com>
|
|
*/
|
|
|
|
#include <linux/bitops.h>
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/clk/davinci.h>
|
|
#include <linux/clkdev.h>
|
|
#include <linux/device.h>
|
|
#include <linux/init.h>
|
|
#include <linux/io.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/mfd/da8xx-cfgchip.h>
|
|
#include <linux/mfd/syscon.h>
|
|
#include <linux/of_address.h>
|
|
#include <linux/of.h>
|
|
#include <linux/types.h>
|
|
|
|
#include "pll.h"
|
|
|
|
#define OCSEL_OCSRC_OSCIN 0x14
|
|
#define OCSEL_OCSRC_PLL0_SYSCLK(n) (0x16 + (n))
|
|
#define OCSEL_OCSRC_PLL1_OBSCLK 0x1e
|
|
#define OCSEL_OCSRC_PLL1_SYSCLK(n) (0x16 + (n))
|
|
|
|
static const struct davinci_pll_clk_info da850_pll0_info = {
|
|
.name = "pll0",
|
|
.unlock_reg = CFGCHIP(0),
|
|
.unlock_mask = CFGCHIP0_PLL_MASTER_LOCK,
|
|
.pllm_mask = GENMASK(4, 0),
|
|
.pllm_min = 4,
|
|
.pllm_max = 32,
|
|
.pllout_min_rate = 300000000,
|
|
.pllout_max_rate = 600000000,
|
|
.flags = PLL_HAS_CLKMODE | PLL_HAS_PREDIV | PLL_HAS_POSTDIV |
|
|
PLL_HAS_EXTCLKSRC,
|
|
};
|
|
|
|
/*
|
|
* NB: Technically, the clocks flagged as SYSCLK_FIXED_DIV are "fixed ratio",
|
|
* meaning that we could change the divider as long as we keep the correct
|
|
* ratio between all of the clocks, but we don't support that because there is
|
|
* currently not a need for it.
|
|
*/
|
|
|
|
SYSCLK(1, pll0_sysclk1, pll0_pllen, 5, SYSCLK_FIXED_DIV);
|
|
SYSCLK(2, pll0_sysclk2, pll0_pllen, 5, SYSCLK_FIXED_DIV);
|
|
SYSCLK(3, pll0_sysclk3, pll0_pllen, 5, 0);
|
|
SYSCLK(4, pll0_sysclk4, pll0_pllen, 5, SYSCLK_FIXED_DIV);
|
|
SYSCLK(5, pll0_sysclk5, pll0_pllen, 5, 0);
|
|
SYSCLK(6, pll0_sysclk6, pll0_pllen, 5, SYSCLK_ARM_RATE | SYSCLK_FIXED_DIV);
|
|
SYSCLK(7, pll0_sysclk7, pll0_pllen, 5, 0);
|
|
|
|
static const char * const da850_pll0_obsclk_parent_names[] = {
|
|
"oscin",
|
|
"pll0_sysclk1",
|
|
"pll0_sysclk2",
|
|
"pll0_sysclk3",
|
|
"pll0_sysclk4",
|
|
"pll0_sysclk5",
|
|
"pll0_sysclk6",
|
|
"pll0_sysclk7",
|
|
"pll1_obsclk",
|
|
};
|
|
|
|
static u32 da850_pll0_obsclk_table[] = {
|
|
OCSEL_OCSRC_OSCIN,
|
|
OCSEL_OCSRC_PLL0_SYSCLK(1),
|
|
OCSEL_OCSRC_PLL0_SYSCLK(2),
|
|
OCSEL_OCSRC_PLL0_SYSCLK(3),
|
|
OCSEL_OCSRC_PLL0_SYSCLK(4),
|
|
OCSEL_OCSRC_PLL0_SYSCLK(5),
|
|
OCSEL_OCSRC_PLL0_SYSCLK(6),
|
|
OCSEL_OCSRC_PLL0_SYSCLK(7),
|
|
OCSEL_OCSRC_PLL1_OBSCLK,
|
|
};
|
|
|
|
static const struct davinci_pll_obsclk_info da850_pll0_obsclk_info = {
|
|
.name = "pll0_obsclk",
|
|
.parent_names = da850_pll0_obsclk_parent_names,
|
|
.num_parents = ARRAY_SIZE(da850_pll0_obsclk_parent_names),
|
|
.table = da850_pll0_obsclk_table,
|
|
.ocsrc_mask = GENMASK(4, 0),
|
|
};
|
|
|
|
int da850_pll0_init(struct device *dev, void __iomem *base, struct regmap *cfgchip)
|
|
{
|
|
struct clk *clk;
|
|
|
|
davinci_pll_clk_register(dev, &da850_pll0_info, "ref_clk", base, cfgchip);
|
|
|
|
clk = davinci_pll_sysclk_register(dev, &pll0_sysclk1, base);
|
|
clk_register_clkdev(clk, "pll0_sysclk1", "da850-psc0");
|
|
|
|
clk = davinci_pll_sysclk_register(dev, &pll0_sysclk2, base);
|
|
clk_register_clkdev(clk, "pll0_sysclk2", "da850-psc0");
|
|
clk_register_clkdev(clk, "pll0_sysclk2", "da850-psc1");
|
|
clk_register_clkdev(clk, "pll0_sysclk2", "da850-async3-clksrc");
|
|
|
|
clk = davinci_pll_sysclk_register(dev, &pll0_sysclk3, base);
|
|
clk_register_clkdev(clk, "pll0_sysclk3", "da850-async1-clksrc");
|
|
|
|
clk = davinci_pll_sysclk_register(dev, &pll0_sysclk4, base);
|
|
clk_register_clkdev(clk, "pll0_sysclk4", "da850-psc0");
|
|
clk_register_clkdev(clk, "pll0_sysclk4", "da850-psc1");
|
|
|
|
davinci_pll_sysclk_register(dev, &pll0_sysclk5, base);
|
|
|
|
clk = davinci_pll_sysclk_register(dev, &pll0_sysclk6, base);
|
|
clk_register_clkdev(clk, "pll0_sysclk6", "da850-psc0");
|
|
|
|
davinci_pll_sysclk_register(dev, &pll0_sysclk7, base);
|
|
|
|
davinci_pll_auxclk_register(dev, "pll0_auxclk", base);
|
|
|
|
clk = clk_register_fixed_factor(dev, "async2", "pll0_auxclk",
|
|
CLK_IS_CRITICAL, 1, 1);
|
|
|
|
clk_register_clkdev(clk, NULL, "i2c_davinci.1");
|
|
clk_register_clkdev(clk, "timer0", NULL);
|
|
clk_register_clkdev(clk, NULL, "davinci-wdt");
|
|
|
|
davinci_pll_obsclk_register(dev, &da850_pll0_obsclk_info, base);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct davinci_pll_sysclk_info *da850_pll0_sysclk_info[] = {
|
|
&pll0_sysclk1,
|
|
&pll0_sysclk2,
|
|
&pll0_sysclk3,
|
|
&pll0_sysclk4,
|
|
&pll0_sysclk5,
|
|
&pll0_sysclk6,
|
|
&pll0_sysclk7,
|
|
NULL
|
|
};
|
|
|
|
void of_da850_pll0_init(struct device_node *node)
|
|
{
|
|
void __iomem *base;
|
|
struct regmap *cfgchip;
|
|
|
|
base = of_iomap(node, 0);
|
|
if (!base) {
|
|
pr_err("%s: ioremap failed\n", __func__);
|
|
return;
|
|
}
|
|
|
|
cfgchip = syscon_regmap_lookup_by_compatible("ti,da830-cfgchip");
|
|
|
|
of_davinci_pll_init(NULL, node, &da850_pll0_info,
|
|
&da850_pll0_obsclk_info,
|
|
da850_pll0_sysclk_info, 7, base, cfgchip);
|
|
}
|
|
|
|
static const struct davinci_pll_clk_info da850_pll1_info = {
|
|
.name = "pll1",
|
|
.unlock_reg = CFGCHIP(3),
|
|
.unlock_mask = CFGCHIP3_PLL1_MASTER_LOCK,
|
|
.pllm_mask = GENMASK(4, 0),
|
|
.pllm_min = 4,
|
|
.pllm_max = 32,
|
|
.pllout_min_rate = 300000000,
|
|
.pllout_max_rate = 600000000,
|
|
.flags = PLL_HAS_POSTDIV,
|
|
};
|
|
|
|
SYSCLK(1, pll1_sysclk1, pll1_pllen, 5, SYSCLK_ALWAYS_ENABLED);
|
|
SYSCLK(2, pll1_sysclk2, pll1_pllen, 5, 0);
|
|
SYSCLK(3, pll1_sysclk3, pll1_pllen, 5, 0);
|
|
|
|
static const char * const da850_pll1_obsclk_parent_names[] = {
|
|
"oscin",
|
|
"pll1_sysclk1",
|
|
"pll1_sysclk2",
|
|
"pll1_sysclk3",
|
|
};
|
|
|
|
static u32 da850_pll1_obsclk_table[] = {
|
|
OCSEL_OCSRC_OSCIN,
|
|
OCSEL_OCSRC_PLL1_SYSCLK(1),
|
|
OCSEL_OCSRC_PLL1_SYSCLK(2),
|
|
OCSEL_OCSRC_PLL1_SYSCLK(3),
|
|
};
|
|
|
|
static const struct davinci_pll_obsclk_info da850_pll1_obsclk_info = {
|
|
.name = "pll1_obsclk",
|
|
.parent_names = da850_pll1_obsclk_parent_names,
|
|
.num_parents = ARRAY_SIZE(da850_pll1_obsclk_parent_names),
|
|
.table = da850_pll1_obsclk_table,
|
|
.ocsrc_mask = GENMASK(4, 0),
|
|
};
|
|
|
|
int da850_pll1_init(struct device *dev, void __iomem *base, struct regmap *cfgchip)
|
|
{
|
|
struct clk *clk;
|
|
|
|
davinci_pll_clk_register(dev, &da850_pll1_info, "oscin", base, cfgchip);
|
|
|
|
davinci_pll_sysclk_register(dev, &pll1_sysclk1, base);
|
|
|
|
clk = davinci_pll_sysclk_register(dev, &pll1_sysclk2, base);
|
|
clk_register_clkdev(clk, "pll1_sysclk2", "da850-async3-clksrc");
|
|
|
|
davinci_pll_sysclk_register(dev, &pll1_sysclk3, base);
|
|
|
|
davinci_pll_obsclk_register(dev, &da850_pll1_obsclk_info, base);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct davinci_pll_sysclk_info *da850_pll1_sysclk_info[] = {
|
|
&pll1_sysclk1,
|
|
&pll1_sysclk2,
|
|
&pll1_sysclk3,
|
|
NULL
|
|
};
|
|
|
|
int of_da850_pll1_init(struct device *dev, void __iomem *base, struct regmap *cfgchip)
|
|
{
|
|
return of_davinci_pll_init(dev, dev->of_node, &da850_pll1_info,
|
|
&da850_pll1_obsclk_info,
|
|
da850_pll1_sysclk_info, 3, base, cfgchip);
|
|
}
|