mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-27 06:34:11 +08:00
1da177e4c3
Initial git repository build. I'm not bothering with the full history, even though we have it. We can create a separate "historical" git archive of that later if we want to, and in the meantime it's about 3.2GB when imported into git - space that would just make the early git days unnecessarily complicated, when we don't have a lot of good infrastructure for it. Let it rip!
34 lines
901 B
C
34 lines
901 B
C
// Routine to trigger Finisar GTA analyzer. Runs of GPIO2
|
|
// NOTE: DEBUG ONLY! Could interfere with FCMNGR/Miniport operation
|
|
// since it writes directly to the Tachyon board. This function
|
|
// developed for Compaq HBA Tachyon TS v1.2 (Rev X5 PCB)
|
|
|
|
#include "cpqfcTStrigger.h"
|
|
#if TRIGGERABLE_HBA
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/ioport.h>
|
|
#include <linux/types.h>
|
|
#include <linux/pci.h>
|
|
#include <asm/io.h>
|
|
|
|
void TriggerHBA( void* IOBaseUpper, int Print)
|
|
{
|
|
__u32 long value;
|
|
|
|
// get initial value in hopes of not modifying any other GPIO line
|
|
IOBaseUpper += 0x188; // TachTL/TS Control reg
|
|
|
|
value = readl( IOBaseUpper);
|
|
// set HIGH to trigger external analyzer (tested on Dolche Finisar 1Gb GTA)
|
|
// The Finisar anaylzer triggers on low-to-high TTL transition
|
|
value |= 0x01; // set bit 0
|
|
|
|
writel( value, IOBaseUpper);
|
|
|
|
if( Print)
|
|
printk( " -GPIO0 set- ");
|
|
}
|
|
|
|
#endif
|