mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-20 11:13:58 +08:00
b24413180f
Many source files in the tree are missing licensing information, which makes it harder for compliance tools to determine the correct license. By default all files without license information are under the default license of the kernel, which is GPL version 2. Update the files which contain no license information with the 'GPL-2.0' SPDX license identifier. The SPDX identifier is a legally binding shorthand, which can be used instead of the full boiler plate text. This patch is based on work done by Thomas Gleixner and Kate Stewart and Philippe Ombredanne. How this work was done: Patches were generated and checked against linux-4.14-rc6 for a subset of the use cases: - file had no licensing information it it. - file was a */uapi/* one with no licensing information in it, - file was a */uapi/* one with existing licensing information, Further patches will be generated in subsequent months to fix up cases where non-standard license headers were used, and references to license had to be inferred by heuristics based on keywords. The analysis to determine which SPDX License Identifier to be applied to a file was done in a spreadsheet of side by side results from of the output of two independent scanners (ScanCode & Windriver) producing SPDX tag:value files created by Philippe Ombredanne. Philippe prepared the base worksheet, and did an initial spot review of a few 1000 files. The 4.13 kernel was the starting point of the analysis with 60,537 files assessed. Kate Stewart did a file by file comparison of the scanner results in the spreadsheet to determine which SPDX license identifier(s) to be applied to the file. She confirmed any determination that was not immediately clear with lawyers working with the Linux Foundation. Criteria used to select files for SPDX license identifier tagging was: - Files considered eligible had to be source code files. - Make and config files were included as candidates if they contained >5 lines of source - File already had some variant of a license header in it (even if <5 lines). All documentation files were explicitly excluded. The following heuristics were used to determine which SPDX license identifiers to apply. - when both scanners couldn't find any license traces, file was considered to have no license information in it, and the top level COPYING file license applied. For non */uapi/* files that summary was: SPDX license identifier # files ---------------------------------------------------|------- GPL-2.0 11139 and resulted in the first patch in this series. If that file was a */uapi/* path one, it was "GPL-2.0 WITH Linux-syscall-note" otherwise it was "GPL-2.0". Results of that was: SPDX license identifier # files ---------------------------------------------------|------- GPL-2.0 WITH Linux-syscall-note 930 and resulted in the second patch in this series. - if a file had some form of licensing information in it, and was one of the */uapi/* ones, it was denoted with the Linux-syscall-note if any GPL family license was found in the file or had no licensing in it (per prior point). Results summary: SPDX license identifier # files ---------------------------------------------------|------ GPL-2.0 WITH Linux-syscall-note 270 GPL-2.0+ WITH Linux-syscall-note 169 ((GPL-2.0 WITH Linux-syscall-note) OR BSD-2-Clause) 21 ((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause) 17 LGPL-2.1+ WITH Linux-syscall-note 15 GPL-1.0+ WITH Linux-syscall-note 14 ((GPL-2.0+ WITH Linux-syscall-note) OR BSD-3-Clause) 5 LGPL-2.0+ WITH Linux-syscall-note 4 LGPL-2.1 WITH Linux-syscall-note 3 ((GPL-2.0 WITH Linux-syscall-note) OR MIT) 3 ((GPL-2.0 WITH Linux-syscall-note) AND MIT) 1 and that resulted in the third patch in this series. - when the two scanners agreed on the detected license(s), that became the concluded license(s). - when there was disagreement between the two scanners (one detected a license but the other didn't, or they both detected different licenses) a manual inspection of the file occurred. - In most cases a manual inspection of the information in the file resulted in a clear resolution of the license that should apply (and which scanner probably needed to revisit its heuristics). - When it was not immediately clear, the license identifier was confirmed with lawyers working with the Linux Foundation. - If there was any question as to the appropriate license identifier, the file was flagged for further research and to be revisited later in time. In total, over 70 hours of logged manual review was done on the spreadsheet to determine the SPDX license identifiers to apply to the source files by Kate, Philippe, Thomas and, in some cases, confirmation by lawyers working with the Linux Foundation. Kate also obtained a third independent scan of the 4.13 code base from FOSSology, and compared selected files where the other two scanners disagreed against that SPDX file, to see if there was new insights. The Windriver scanner is based on an older version of FOSSology in part, so they are related. Thomas did random spot checks in about 500 files from the spreadsheets for the uapi headers and agreed with SPDX license identifier in the files he inspected. For the non-uapi files Thomas did random spot checks in about 15000 files. In initial set of patches against 4.14-rc6, 3 files were found to have copy/paste license identifier errors, and have been fixed to reflect the correct identifier. Additionally Philippe spent 10 hours this week doing a detailed manual inspection and review of the 12,461 patched files from the initial patch version early this week with: - a full scancode scan run, collecting the matched texts, detected license ids and scores - reviewing anything where there was a license detected (about 500+ files) to ensure that the applied SPDX license was correct - reviewing anything where there was no detection but the patch license was not GPL-2.0 WITH Linux-syscall-note to ensure that the applied SPDX license was correct This produced a worksheet with 20 files needing minor correction. This worksheet was then exported into 3 different .csv files for the different types of files to be modified. These .csv files were then reviewed by Greg. Thomas wrote a script to parse the csv files and add the proper SPDX tag to the file, in the format that the file expected. This script was further refined by Greg based on the output to detect more types of files automatically and to distinguish between header and source .c files (which need different comment types.) Finally Greg ran the script using the .csv files to generate the patches. Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org> Reviewed-by: Philippe Ombredanne <pombredanne@nexb.com> Reviewed-by: Thomas Gleixner <tglx@linutronix.de> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
142 lines
6.1 KiB
C
142 lines
6.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/****************************************************************************/
|
|
|
|
/*
|
|
* m5272sim.h -- ColdFire 5272 System Integration Module support.
|
|
*
|
|
* (C) Copyright 1999, Greg Ungerer (gerg@snapgear.com)
|
|
* (C) Copyright 2000, Lineo Inc. (www.lineo.com)
|
|
*/
|
|
|
|
/****************************************************************************/
|
|
#ifndef m5272sim_h
|
|
#define m5272sim_h
|
|
/****************************************************************************/
|
|
|
|
#define CPU_NAME "COLDFIRE(m5272)"
|
|
#define CPU_INSTR_PER_JIFFY 3
|
|
#define MCF_BUSCLK MCF_CLK
|
|
|
|
#include <asm/m52xxacr.h>
|
|
|
|
/*
|
|
* Define the 5272 SIM register set addresses.
|
|
*/
|
|
#define MCFSIM_SCR (MCF_MBAR + 0x04) /* SIM Config reg */
|
|
#define MCFSIM_SPR (MCF_MBAR + 0x06) /* System Protection */
|
|
#define MCFSIM_PMR (MCF_MBAR + 0x08) /* Power Management */
|
|
#define MCFSIM_APMR (MCF_MBAR + 0x0e) /* Active Low Power */
|
|
#define MCFSIM_DIR (MCF_MBAR + 0x10) /* Device Identity */
|
|
|
|
#define MCFSIM_ICR1 (MCF_MBAR + 0x20) /* Intr Ctrl reg 1 */
|
|
#define MCFSIM_ICR2 (MCF_MBAR + 0x24) /* Intr Ctrl reg 2 */
|
|
#define MCFSIM_ICR3 (MCF_MBAR + 0x28) /* Intr Ctrl reg 3 */
|
|
#define MCFSIM_ICR4 (MCF_MBAR + 0x2c) /* Intr Ctrl reg 4 */
|
|
|
|
#define MCFSIM_ISR (MCF_MBAR + 0x30) /* Intr Source */
|
|
#define MCFSIM_PITR (MCF_MBAR + 0x34) /* Intr Transition */
|
|
#define MCFSIM_PIWR (MCF_MBAR + 0x38) /* Intr Wakeup */
|
|
#define MCFSIM_PIVR (MCF_MBAR + 0x3f) /* Intr Vector */
|
|
|
|
#define MCFSIM_WRRR (MCF_MBAR + 0x280) /* Watchdog reference */
|
|
#define MCFSIM_WIRR (MCF_MBAR + 0x284) /* Watchdog interrupt */
|
|
#define MCFSIM_WCR (MCF_MBAR + 0x288) /* Watchdog counter */
|
|
#define MCFSIM_WER (MCF_MBAR + 0x28c) /* Watchdog event */
|
|
|
|
#define MCFSIM_CSBR0 (MCF_MBAR + 0x40) /* CS0 Base Address */
|
|
#define MCFSIM_CSOR0 (MCF_MBAR + 0x44) /* CS0 Option */
|
|
#define MCFSIM_CSBR1 (MCF_MBAR + 0x48) /* CS1 Base Address */
|
|
#define MCFSIM_CSOR1 (MCF_MBAR + 0x4c) /* CS1 Option */
|
|
#define MCFSIM_CSBR2 (MCF_MBAR + 0x50) /* CS2 Base Address */
|
|
#define MCFSIM_CSOR2 (MCF_MBAR + 0x54) /* CS2 Option */
|
|
#define MCFSIM_CSBR3 (MCF_MBAR + 0x58) /* CS3 Base Address */
|
|
#define MCFSIM_CSOR3 (MCF_MBAR + 0x5c) /* CS3 Option */
|
|
#define MCFSIM_CSBR4 (MCF_MBAR + 0x60) /* CS4 Base Address */
|
|
#define MCFSIM_CSOR4 (MCF_MBAR + 0x64) /* CS4 Option */
|
|
#define MCFSIM_CSBR5 (MCF_MBAR + 0x68) /* CS5 Base Address */
|
|
#define MCFSIM_CSOR5 (MCF_MBAR + 0x6c) /* CS5 Option */
|
|
#define MCFSIM_CSBR6 (MCF_MBAR + 0x70) /* CS6 Base Address */
|
|
#define MCFSIM_CSOR6 (MCF_MBAR + 0x74) /* CS6 Option */
|
|
#define MCFSIM_CSBR7 (MCF_MBAR + 0x78) /* CS7 Base Address */
|
|
#define MCFSIM_CSOR7 (MCF_MBAR + 0x7c) /* CS7 Option */
|
|
|
|
#define MCFSIM_SDCR (MCF_MBAR + 0x180) /* SDRAM Config */
|
|
#define MCFSIM_SDTR (MCF_MBAR + 0x184) /* SDRAM Timing */
|
|
#define MCFSIM_DCAR0 (MCF_MBAR + 0x4c) /* DRAM 0 Address */
|
|
#define MCFSIM_DCMR0 (MCF_MBAR + 0x50) /* DRAM 0 Mask */
|
|
#define MCFSIM_DCCR0 (MCF_MBAR + 0x57) /* DRAM 0 Control */
|
|
#define MCFSIM_DCAR1 (MCF_MBAR + 0x58) /* DRAM 1 Address */
|
|
#define MCFSIM_DCMR1 (MCF_MBAR + 0x5c) /* DRAM 1 Mask reg */
|
|
#define MCFSIM_DCCR1 (MCF_MBAR + 0x63) /* DRAM 1 Control */
|
|
|
|
#define MCFUART_BASE0 (MCF_MBAR + 0x100) /* Base address UART0 */
|
|
#define MCFUART_BASE1 (MCF_MBAR + 0x140) /* Base address UART1 */
|
|
|
|
#define MCFSIM_PACNT (MCF_MBAR + 0x80) /* Port A Control (r/w) */
|
|
#define MCFSIM_PADDR (MCF_MBAR + 0x84) /* Port A Direction (r/w) */
|
|
#define MCFSIM_PADAT (MCF_MBAR + 0x86) /* Port A Data (r/w) */
|
|
#define MCFSIM_PBCNT (MCF_MBAR + 0x88) /* Port B Control (r/w) */
|
|
#define MCFSIM_PBDDR (MCF_MBAR + 0x8c) /* Port B Direction (r/w) */
|
|
#define MCFSIM_PBDAT (MCF_MBAR + 0x8e) /* Port B Data (r/w) */
|
|
#define MCFSIM_PCDDR (MCF_MBAR + 0x94) /* Port C Direction (r/w) */
|
|
#define MCFSIM_PCDAT (MCF_MBAR + 0x96) /* Port C Data (r/w) */
|
|
#define MCFSIM_PDCNT (MCF_MBAR + 0x98) /* Port D Control (r/w) */
|
|
|
|
#define MCFDMA_BASE0 (MCF_MBAR + 0xe0) /* Base address DMA 0 */
|
|
|
|
#define MCFTIMER_BASE1 (MCF_MBAR + 0x200) /* Base address TIMER1 */
|
|
#define MCFTIMER_BASE2 (MCF_MBAR + 0x220) /* Base address TIMER2 */
|
|
#define MCFTIMER_BASE3 (MCF_MBAR + 0x240) /* Base address TIMER4 */
|
|
#define MCFTIMER_BASE4 (MCF_MBAR + 0x260) /* Base address TIMER3 */
|
|
|
|
#define MCFFEC_BASE0 (MCF_MBAR + 0x840) /* Base FEC ethernet */
|
|
#define MCFFEC_SIZE0 0x1d0
|
|
|
|
/*
|
|
* Define system peripheral IRQ usage.
|
|
*/
|
|
#define MCFINT_VECBASE 64 /* Base of interrupts */
|
|
#define MCF_IRQ_SPURIOUS 64 /* User Spurious */
|
|
#define MCF_IRQ_EINT1 65 /* External Interrupt 1 */
|
|
#define MCF_IRQ_EINT2 66 /* External Interrupt 2 */
|
|
#define MCF_IRQ_EINT3 67 /* External Interrupt 3 */
|
|
#define MCF_IRQ_EINT4 68 /* External Interrupt 4 */
|
|
#define MCF_IRQ_TIMER1 69 /* Timer 1 */
|
|
#define MCF_IRQ_TIMER2 70 /* Timer 2 */
|
|
#define MCF_IRQ_TIMER3 71 /* Timer 3 */
|
|
#define MCF_IRQ_TIMER4 72 /* Timer 4 */
|
|
#define MCF_IRQ_UART0 73 /* UART 0 */
|
|
#define MCF_IRQ_UART1 74 /* UART 1 */
|
|
#define MCF_IRQ_PLIP 75 /* PLIC 2Khz Periodic */
|
|
#define MCF_IRQ_PLIA 76 /* PLIC Asynchronous */
|
|
#define MCF_IRQ_USB0 77 /* USB Endpoint 0 */
|
|
#define MCF_IRQ_USB1 78 /* USB Endpoint 1 */
|
|
#define MCF_IRQ_USB2 79 /* USB Endpoint 2 */
|
|
#define MCF_IRQ_USB3 80 /* USB Endpoint 3 */
|
|
#define MCF_IRQ_USB4 81 /* USB Endpoint 4 */
|
|
#define MCF_IRQ_USB5 82 /* USB Endpoint 5 */
|
|
#define MCF_IRQ_USB6 83 /* USB Endpoint 6 */
|
|
#define MCF_IRQ_USB7 84 /* USB Endpoint 7 */
|
|
#define MCF_IRQ_DMA 85 /* DMA Controller */
|
|
#define MCF_IRQ_FECRX0 86 /* Ethernet Receiver */
|
|
#define MCF_IRQ_FECTX0 87 /* Ethernet Transmitter */
|
|
#define MCF_IRQ_FECENTC0 88 /* Ethernet Non-Time Critical */
|
|
#define MCF_IRQ_QSPI 89 /* Queued Serial Interface */
|
|
#define MCF_IRQ_EINT5 90 /* External Interrupt 5 */
|
|
#define MCF_IRQ_EINT6 91 /* External Interrupt 6 */
|
|
#define MCF_IRQ_SWTO 92 /* Software Watchdog */
|
|
#define MCFINT_VECMAX 95 /* Maxmum interrupt */
|
|
|
|
#define MCF_IRQ_TIMER MCF_IRQ_TIMER1
|
|
#define MCF_IRQ_PROFILER MCF_IRQ_TIMER2
|
|
|
|
/*
|
|
* Generic GPIO support
|
|
*/
|
|
#define MCFGPIO_PIN_MAX 48
|
|
#define MCFGPIO_IRQ_MAX -1
|
|
#define MCFGPIO_IRQ_VECBASE -1
|
|
|
|
/****************************************************************************/
|
|
#endif /* m5272sim_h */
|