mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-30 08:04:13 +08:00
37ebbcff78
No need for a private allocator. The core code handles it already. Allocate the non MSI irqs right at boot time via machine_desc->nr_irqs and let the sparse core handle the MSI space. Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Grant Likely <grant.likely@linaro.org> Cc: Tony Luck <tony.luck@intel.com> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Dan Williams <dan.j.williams@intel.com> Cc: Russell King <linux@arm.linux.org.uk> Cc: linux-arm-kernel@lists.infradead.org Link: http://lkml.kernel.org/r/20140507154333.809210026@linutronix.de Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
100 lines
2.5 KiB
C
100 lines
2.5 KiB
C
/*
|
|
* iq81340sc board support
|
|
* Copyright (c) 2005-2006, Intel Corporation.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program; if not, write to the Free Software Foundation, Inc., 59 Temple
|
|
* Place - Suite 330, Boston, MA 02111-1307 USA.
|
|
*
|
|
*/
|
|
#include <linux/pci.h>
|
|
|
|
#include <mach/hardware.h>
|
|
#include <asm/irq.h>
|
|
#include <asm/mach/pci.h>
|
|
#include <asm/mach-types.h>
|
|
#include <asm/mach/arch.h>
|
|
#include <mach/pci.h>
|
|
#include <asm/mach/time.h>
|
|
#include <mach/time.h>
|
|
|
|
extern int init_atu;
|
|
|
|
static int __init
|
|
iq81340sc_atux_map_irq(const struct pci_dev *dev, u8 idsel, u8 pin)
|
|
{
|
|
WARN_ON(idsel < 1 || idsel > 2);
|
|
|
|
switch (idsel) {
|
|
case 1:
|
|
switch (pin) {
|
|
case 1: return ATUX_INTB;
|
|
case 2: return ATUX_INTC;
|
|
case 3: return ATUX_INTD;
|
|
case 4: return ATUX_INTA;
|
|
default: return -1;
|
|
}
|
|
case 2:
|
|
switch (pin) {
|
|
case 1: return ATUX_INTC;
|
|
case 2: return ATUX_INTC;
|
|
case 3: return ATUX_INTC;
|
|
case 4: return ATUX_INTC;
|
|
default: return -1;
|
|
}
|
|
default: return -1;
|
|
}
|
|
}
|
|
|
|
static struct hw_pci iq81340sc_pci __initdata = {
|
|
.nr_controllers = 0,
|
|
.setup = iop13xx_pci_setup,
|
|
.scan = iop13xx_scan_bus,
|
|
.map_irq = iq81340sc_atux_map_irq,
|
|
.preinit = iop13xx_pci_init
|
|
};
|
|
|
|
static int __init iq81340sc_pci_init(void)
|
|
{
|
|
iop13xx_atu_select(&iq81340sc_pci);
|
|
pci_common_init(&iq81340sc_pci);
|
|
iop13xx_map_pci_memory();
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void __init iq81340sc_init(void)
|
|
{
|
|
iop13xx_platform_init();
|
|
iq81340sc_pci_init();
|
|
iop13xx_add_tpmi_devices();
|
|
}
|
|
|
|
static void __init iq81340sc_timer_init(void)
|
|
{
|
|
unsigned long bus_freq = iop13xx_core_freq() / iop13xx_xsi_bus_ratio();
|
|
printk(KERN_DEBUG "%s: bus frequency: %lu\n", __func__, bus_freq);
|
|
iop_init_time(bus_freq);
|
|
}
|
|
|
|
MACHINE_START(IQ81340SC, "Intel IQ81340SC")
|
|
/* Maintainer: Dan Williams <dan.j.williams@intel.com> */
|
|
.atag_offset = 0x100,
|
|
.init_early = iop13xx_init_early,
|
|
.map_io = iop13xx_map_io,
|
|
.init_irq = iop13xx_init_irq,
|
|
.init_time = iq81340sc_timer_init,
|
|
.init_machine = iq81340sc_init,
|
|
.restart = iop13xx_restart,
|
|
.nr_irqs = NR_IOP13XX_IRQS,
|
|
MACHINE_END
|