mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-29 23:53:55 +08:00
b1f2f6f3cf
NPS device got 256 cores and each got 16 HW threads (SMT). We use EZchip dedicated ISA to trigger HW scheduler of the core that current HW thread belongs to. This scheduling makes sure that data beyond barrier is available to all HW threads in core and by that to all in device (4K). Signed-off-by: Noam Camus <noamc@ezchip.com> Cc: Peter Zijlstra <peterz@infradead.org>
55 lines
1.8 KiB
C
55 lines
1.8 KiB
C
/*
|
|
* Copyright (C) 2014-15 Synopsys, Inc. (www.synopsys.com)
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __ASM_BARRIER_H
|
|
#define __ASM_BARRIER_H
|
|
|
|
#ifdef CONFIG_ISA_ARCV2
|
|
|
|
/*
|
|
* ARCv2 based HS38 cores are in-order issue, but still weakly ordered
|
|
* due to micro-arch buffering/queuing of load/store, cache hit vs. miss ...
|
|
*
|
|
* Explicit barrier provided by DMB instruction
|
|
* - Operand supports fine grained load/store/load+store semantics
|
|
* - Ensures that selected memory operation issued before it will complete
|
|
* before any subsequent memory operation of same type
|
|
* - DMB guarantees SMP as well as local barrier semantics
|
|
* (asm-generic/barrier.h ensures sane smp_*mb if not defined here, i.e.
|
|
* UP: barrier(), SMP: smp_*mb == *mb)
|
|
* - DSYNC provides DMB+completion_of_cache_bpu_maintenance_ops hence not needed
|
|
* in the general case. Plus it only provides full barrier.
|
|
*/
|
|
|
|
#define mb() asm volatile("dmb 3\n" : : : "memory")
|
|
#define rmb() asm volatile("dmb 1\n" : : : "memory")
|
|
#define wmb() asm volatile("dmb 2\n" : : : "memory")
|
|
|
|
#elif !defined(CONFIG_ARC_PLAT_EZNPS) /* CONFIG_ISA_ARCOMPACT */
|
|
|
|
/*
|
|
* ARCompact based cores (ARC700) only have SYNC instruction which is super
|
|
* heavy weight as it flushes the pipeline as well.
|
|
* There are no real SMP implementations of such cores.
|
|
*/
|
|
|
|
#define mb() asm volatile("sync\n" : : : "memory")
|
|
|
|
#else /* CONFIG_ARC_PLAT_EZNPS */
|
|
|
|
#include <plat/ctop.h>
|
|
|
|
#define mb() asm volatile (".word %0" : : "i"(CTOP_INST_SCHD_RW) : "memory")
|
|
#define rmb() asm volatile (".word %0" : : "i"(CTOP_INST_SCHD_RD) : "memory")
|
|
|
|
#endif
|
|
|
|
#include <asm-generic/barrier.h>
|
|
|
|
#endif
|