mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-26 22:24:09 +08:00
b8075daf55
Commit 3d604da1e9
("net: mvmdio: get and enable optional clock")
was missing an update of the corresponding device tree binding
documentation. This patch adds the clocks property to mvmdio
binding documentation.
Signed-off-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
40 lines
933 B
Plaintext
40 lines
933 B
Plaintext
* Marvell MDIO Ethernet Controller interface
|
|
|
|
The Ethernet controllers of the Marvel Kirkwood, Dove, Orion5x,
|
|
MV78xx0, Armada 370 and Armada XP have an identical unit that provides
|
|
an interface with the MDIO bus. This driver handles this MDIO
|
|
interface.
|
|
|
|
Required properties:
|
|
- compatible: "marvell,orion-mdio"
|
|
- reg: address and length of the SMI register
|
|
|
|
Optional properties:
|
|
- interrupts: interrupt line number for the SMI error/done interrupt
|
|
- clocks: Phandle to the clock control device and gate bit
|
|
|
|
The child nodes of the MDIO driver are the individual PHY devices
|
|
connected to this MDIO bus. They must have a "reg" property given the
|
|
PHY address on the MDIO bus.
|
|
|
|
Example at the SoC level:
|
|
|
|
mdio {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "marvell,orion-mdio";
|
|
reg = <0xd0072004 0x4>;
|
|
};
|
|
|
|
And at the board level:
|
|
|
|
mdio {
|
|
phy0: ethernet-phy@0 {
|
|
reg = <0>;
|
|
};
|
|
|
|
phy1: ethernet-phy@1 {
|
|
reg = <1>;
|
|
};
|
|
}
|