mirror of
https://github.com/edk2-porting/linux-next.git
synced 2025-01-09 22:24:04 +08:00
099f53cb50
'zero_sum' does not properly describe the operation of generating parity and checking that it validates against an existing buffer. Change the name of the operation to 'val' (for 'validate'). This is in anticipation of the p+q case where it is a requirement to identify the target parity buffers separately from the source buffers, because the target parity buffers will not have corresponding pq coefficients. Reviewed-by: Andre Noll <maan@systemlinux.org> Acked-by: Maciej Sosnowski <maciej.sosnowski@intel.com> Signed-off-by: Dan Williams <dan.j.williams@intel.com>
210 lines
5.4 KiB
C
210 lines
5.4 KiB
C
/*
|
|
* platform device definitions for the iop3xx dma/xor engines
|
|
* Copyright © 2006, Intel Corporation.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
|
|
*
|
|
*/
|
|
#include <linux/platform_device.h>
|
|
#include <asm/hardware/iop3xx.h>
|
|
#include <linux/dma-mapping.h>
|
|
#include <mach/adma.h>
|
|
#include <asm/hardware/iop_adma.h>
|
|
|
|
#ifdef CONFIG_ARCH_IOP32X
|
|
#define IRQ_DMA0_EOT IRQ_IOP32X_DMA0_EOT
|
|
#define IRQ_DMA0_EOC IRQ_IOP32X_DMA0_EOC
|
|
#define IRQ_DMA0_ERR IRQ_IOP32X_DMA0_ERR
|
|
|
|
#define IRQ_DMA1_EOT IRQ_IOP32X_DMA1_EOT
|
|
#define IRQ_DMA1_EOC IRQ_IOP32X_DMA1_EOC
|
|
#define IRQ_DMA1_ERR IRQ_IOP32X_DMA1_ERR
|
|
|
|
#define IRQ_AA_EOT IRQ_IOP32X_AA_EOT
|
|
#define IRQ_AA_EOC IRQ_IOP32X_AA_EOC
|
|
#define IRQ_AA_ERR IRQ_IOP32X_AA_ERR
|
|
#endif
|
|
#ifdef CONFIG_ARCH_IOP33X
|
|
#define IRQ_DMA0_EOT IRQ_IOP33X_DMA0_EOT
|
|
#define IRQ_DMA0_EOC IRQ_IOP33X_DMA0_EOC
|
|
#define IRQ_DMA0_ERR IRQ_IOP33X_DMA0_ERR
|
|
|
|
#define IRQ_DMA1_EOT IRQ_IOP33X_DMA1_EOT
|
|
#define IRQ_DMA1_EOC IRQ_IOP33X_DMA1_EOC
|
|
#define IRQ_DMA1_ERR IRQ_IOP33X_DMA1_ERR
|
|
|
|
#define IRQ_AA_EOT IRQ_IOP33X_AA_EOT
|
|
#define IRQ_AA_EOC IRQ_IOP33X_AA_EOC
|
|
#define IRQ_AA_ERR IRQ_IOP33X_AA_ERR
|
|
#endif
|
|
/* AAU and DMA Channels */
|
|
static struct resource iop3xx_dma_0_resources[] = {
|
|
[0] = {
|
|
.start = IOP3XX_DMA_PHYS_BASE(0),
|
|
.end = IOP3XX_DMA_UPPER_PA(0),
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = IRQ_DMA0_EOT,
|
|
.end = IRQ_DMA0_EOT,
|
|
.flags = IORESOURCE_IRQ
|
|
},
|
|
[2] = {
|
|
.start = IRQ_DMA0_EOC,
|
|
.end = IRQ_DMA0_EOC,
|
|
.flags = IORESOURCE_IRQ
|
|
},
|
|
[3] = {
|
|
.start = IRQ_DMA0_ERR,
|
|
.end = IRQ_DMA0_ERR,
|
|
.flags = IORESOURCE_IRQ
|
|
}
|
|
};
|
|
|
|
static struct resource iop3xx_dma_1_resources[] = {
|
|
[0] = {
|
|
.start = IOP3XX_DMA_PHYS_BASE(1),
|
|
.end = IOP3XX_DMA_UPPER_PA(1),
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = IRQ_DMA1_EOT,
|
|
.end = IRQ_DMA1_EOT,
|
|
.flags = IORESOURCE_IRQ
|
|
},
|
|
[2] = {
|
|
.start = IRQ_DMA1_EOC,
|
|
.end = IRQ_DMA1_EOC,
|
|
.flags = IORESOURCE_IRQ
|
|
},
|
|
[3] = {
|
|
.start = IRQ_DMA1_ERR,
|
|
.end = IRQ_DMA1_ERR,
|
|
.flags = IORESOURCE_IRQ
|
|
}
|
|
};
|
|
|
|
|
|
static struct resource iop3xx_aau_resources[] = {
|
|
[0] = {
|
|
.start = IOP3XX_AAU_PHYS_BASE,
|
|
.end = IOP3XX_AAU_UPPER_PA,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = IRQ_AA_EOT,
|
|
.end = IRQ_AA_EOT,
|
|
.flags = IORESOURCE_IRQ
|
|
},
|
|
[2] = {
|
|
.start = IRQ_AA_EOC,
|
|
.end = IRQ_AA_EOC,
|
|
.flags = IORESOURCE_IRQ
|
|
},
|
|
[3] = {
|
|
.start = IRQ_AA_ERR,
|
|
.end = IRQ_AA_ERR,
|
|
.flags = IORESOURCE_IRQ
|
|
}
|
|
};
|
|
|
|
static u64 iop3xx_adma_dmamask = DMA_32BIT_MASK;
|
|
|
|
static struct iop_adma_platform_data iop3xx_dma_0_data = {
|
|
.hw_id = DMA0_ID,
|
|
.pool_size = PAGE_SIZE,
|
|
};
|
|
|
|
static struct iop_adma_platform_data iop3xx_dma_1_data = {
|
|
.hw_id = DMA1_ID,
|
|
.pool_size = PAGE_SIZE,
|
|
};
|
|
|
|
static struct iop_adma_platform_data iop3xx_aau_data = {
|
|
.hw_id = AAU_ID,
|
|
.pool_size = 3 * PAGE_SIZE,
|
|
};
|
|
|
|
struct platform_device iop3xx_dma_0_channel = {
|
|
.name = "iop-adma",
|
|
.id = 0,
|
|
.num_resources = 4,
|
|
.resource = iop3xx_dma_0_resources,
|
|
.dev = {
|
|
.dma_mask = &iop3xx_adma_dmamask,
|
|
.coherent_dma_mask = DMA_64BIT_MASK,
|
|
.platform_data = (void *) &iop3xx_dma_0_data,
|
|
},
|
|
};
|
|
|
|
struct platform_device iop3xx_dma_1_channel = {
|
|
.name = "iop-adma",
|
|
.id = 1,
|
|
.num_resources = 4,
|
|
.resource = iop3xx_dma_1_resources,
|
|
.dev = {
|
|
.dma_mask = &iop3xx_adma_dmamask,
|
|
.coherent_dma_mask = DMA_64BIT_MASK,
|
|
.platform_data = (void *) &iop3xx_dma_1_data,
|
|
},
|
|
};
|
|
|
|
struct platform_device iop3xx_aau_channel = {
|
|
.name = "iop-adma",
|
|
.id = 2,
|
|
.num_resources = 4,
|
|
.resource = iop3xx_aau_resources,
|
|
.dev = {
|
|
.dma_mask = &iop3xx_adma_dmamask,
|
|
.coherent_dma_mask = DMA_64BIT_MASK,
|
|
.platform_data = (void *) &iop3xx_aau_data,
|
|
},
|
|
};
|
|
|
|
static int __init iop3xx_adma_cap_init(void)
|
|
{
|
|
#ifdef CONFIG_ARCH_IOP32X /* the 32x DMA does not perform CRC32C */
|
|
dma_cap_set(DMA_MEMCPY, iop3xx_dma_0_data.cap_mask);
|
|
dma_cap_set(DMA_INTERRUPT, iop3xx_dma_0_data.cap_mask);
|
|
#else
|
|
dma_cap_set(DMA_MEMCPY, iop3xx_dma_0_data.cap_mask);
|
|
dma_cap_set(DMA_MEMCPY_CRC32C, iop3xx_dma_0_data.cap_mask);
|
|
dma_cap_set(DMA_INTERRUPT, iop3xx_dma_0_data.cap_mask);
|
|
#endif
|
|
|
|
#ifdef CONFIG_ARCH_IOP32X /* the 32x DMA does not perform CRC32C */
|
|
dma_cap_set(DMA_MEMCPY, iop3xx_dma_1_data.cap_mask);
|
|
dma_cap_set(DMA_INTERRUPT, iop3xx_dma_1_data.cap_mask);
|
|
#else
|
|
dma_cap_set(DMA_MEMCPY, iop3xx_dma_1_data.cap_mask);
|
|
dma_cap_set(DMA_MEMCPY_CRC32C, iop3xx_dma_1_data.cap_mask);
|
|
dma_cap_set(DMA_INTERRUPT, iop3xx_dma_1_data.cap_mask);
|
|
#endif
|
|
|
|
#ifdef CONFIG_ARCH_IOP32X /* the 32x AAU does not perform zero sum */
|
|
dma_cap_set(DMA_XOR, iop3xx_aau_data.cap_mask);
|
|
dma_cap_set(DMA_MEMSET, iop3xx_aau_data.cap_mask);
|
|
dma_cap_set(DMA_INTERRUPT, iop3xx_aau_data.cap_mask);
|
|
#else
|
|
dma_cap_set(DMA_XOR, iop3xx_aau_data.cap_mask);
|
|
dma_cap_set(DMA_XOR_VAL, iop3xx_aau_data.cap_mask);
|
|
dma_cap_set(DMA_MEMSET, iop3xx_aau_data.cap_mask);
|
|
dma_cap_set(DMA_INTERRUPT, iop3xx_aau_data.cap_mask);
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
|
|
arch_initcall(iop3xx_adma_cap_init);
|