mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-28 23:23:55 +08:00
07dc76fa61
This patch defines a common samsung_clk_register_pll() Since pll2550 & pll35xx and pll2650 & pll36xx have exactly same clk ops implementation, added pll2550 and pll2650 also. Signed-off-by: Yadwinder Singh Brar <yadi.brar@samsung.com> Signed-off-by: Mike Turquette <mturquette@linaro.org>
49 lines
1.3 KiB
C
49 lines
1.3 KiB
C
/*
|
|
* Copyright (c) 2013 Samsung Electronics Co., Ltd.
|
|
* Copyright (c) 2013 Linaro Ltd.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* Common Clock Framework support for all PLL's in Samsung platforms
|
|
*/
|
|
|
|
#ifndef __SAMSUNG_CLK_PLL_H
|
|
#define __SAMSUNG_CLK_PLL_H
|
|
|
|
enum samsung_pll_type {
|
|
pll_35xx,
|
|
pll_36xx,
|
|
pll_2550,
|
|
pll_2650,
|
|
};
|
|
|
|
enum pll45xx_type {
|
|
pll_4500,
|
|
pll_4502,
|
|
pll_4508
|
|
};
|
|
|
|
enum pll46xx_type {
|
|
pll_4600,
|
|
pll_4650,
|
|
pll_4650c,
|
|
};
|
|
|
|
extern struct clk * __init samsung_clk_register_pll35xx(const char *name,
|
|
const char *pname, const void __iomem *con_reg);
|
|
extern struct clk * __init samsung_clk_register_pll36xx(const char *name,
|
|
const char *pname, const void __iomem *con_reg);
|
|
extern struct clk * __init samsung_clk_register_pll45xx(const char *name,
|
|
const char *pname, const void __iomem *con_reg,
|
|
enum pll45xx_type type);
|
|
extern struct clk * __init samsung_clk_register_pll46xx(const char *name,
|
|
const char *pname, const void __iomem *con_reg,
|
|
enum pll46xx_type type);
|
|
extern struct clk * __init samsung_clk_register_pll2550x(const char *name,
|
|
const char *pname, const void __iomem *reg_base,
|
|
const unsigned long offset);
|
|
|
|
#endif /* __SAMSUNG_CLK_PLL_H */
|