mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-29 15:43:59 +08:00
49cbe78637
"""The Marvell® PXA168 processor is the first in a family of application processors targeted at mass market opportunities in computing and consumer devices. It balances high computing and multimedia performance with low power consumption to support extended battery life, and includes a wealth of integrated peripherals to reduce overall BOM cost .... """ See http://www.marvell.com/featured/pxa168.jsp for more information. 1. Marvell Mohawk core is a hybrid of xscale3 and its own ARM core, there are many enhancements like instructions for flushing the whole D-cache, and so on 2. Clock reuses Russell's common clkdev, and added the basic support for UART1/2. 3. Devices are a bit different from the 'mach-pxa' way, the platform devices are now dynamically allocated only when necessary (i.e. when pxa_register_device() is called). Description for each device are stored in an array of 'struct pxa_device_desc'. Now that: a. this array of device description is marked with __initdata and can be freed up system is fully up b. which means board code has to add all needed devices early in his initializing function c. platform specific data can now be marked as __initdata since they are allocated and copied by platform_device_add_data() 4. only the basic UART1/2/3 are added, more devices will come later. Signed-off-by: Jason Chagas <chagas@marvell.com> Signed-off-by: Eric Miao <eric.miao@marvell.com>
72 lines
1.7 KiB
C
72 lines
1.7 KiB
C
/*
|
|
* linux/arch/arm/mach-mmp/clock.h
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <asm/clkdev.h>
|
|
|
|
struct clkops {
|
|
void (*enable)(struct clk *);
|
|
void (*disable)(struct clk *);
|
|
unsigned long (*getrate)(struct clk *);
|
|
};
|
|
|
|
struct clk {
|
|
const struct clkops *ops;
|
|
|
|
void __iomem *clk_rst; /* clock reset control register */
|
|
int fnclksel; /* functional clock select (APBC) */
|
|
uint32_t enable_val; /* value for clock enable (APMU) */
|
|
unsigned long rate;
|
|
int enabled;
|
|
};
|
|
|
|
extern struct clkops apbc_clk_ops;
|
|
|
|
#define APBC_CLK(_name, _reg, _fnclksel, _rate) \
|
|
struct clk clk_##_name = { \
|
|
.clk_rst = (void __iomem *)APBC_##_reg, \
|
|
.fnclksel = _fnclksel, \
|
|
.rate = _rate, \
|
|
.ops = &apbc_clk_ops, \
|
|
}
|
|
|
|
#define APBC_CLK_OPS(_name, _reg, _fnclksel, _rate, _ops) \
|
|
struct clk clk_##_name = { \
|
|
.clk_rst = (void __iomem *)APBC_##_reg, \
|
|
.fnclksel = _fnclksel, \
|
|
.rate = _rate, \
|
|
.ops = _ops, \
|
|
}
|
|
|
|
#define APMU_CLK(_name, _reg, _eval, _rate) \
|
|
struct clk clk_##_name = { \
|
|
.clk_rst = (void __iomem *)APMU_##_reg, \
|
|
.enable_val = _eval, \
|
|
.rate = _rate, \
|
|
.ops = &apmu_clk_ops, \
|
|
}
|
|
|
|
#define APMU_CLK_OPS(_name, _reg, _eval, _rate, _ops) \
|
|
struct clk clk_##_name = { \
|
|
.clk_rst = (void __iomem *)APMU_##_reg, \
|
|
.enable_val = _eval, \
|
|
.rate = _rate, \
|
|
.ops = _ops, \
|
|
}
|
|
|
|
#define INIT_CLKREG(_clk, _devname, _conname) \
|
|
{ \
|
|
.clk = _clk, \
|
|
.dev_id = _devname, \
|
|
.con_id = _conname, \
|
|
}
|
|
|
|
extern struct clk clk_pxa168_gpio;
|
|
extern struct clk clk_pxa168_timers;
|
|
|
|
extern void clks_register(struct clk_lookup *, size_t);
|