mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-25 13:43:55 +08:00
c2c97ec513
Power on CA15 SCU in case of booting from a CA7 core. Signed-off-by: Keita Kobayashi <keita.kobayashi.ym@renesas.com> [damm@opensource.se: Converted to use broken out SYSC code] Signed-off-by: Magnus Damm <damm@opensource.se> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
85 lines
2.5 KiB
C
85 lines
2.5 KiB
C
/*
|
|
* SMP support for r8a7790
|
|
*
|
|
* Copyright (C) 2012-2013 Renesas Solutions Corp.
|
|
* Copyright (C) 2012 Takashi Yoshii <takashi.yoshii.ze@renesas.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
#include <linux/kernel.h>
|
|
#include <linux/init.h>
|
|
#include <linux/smp.h>
|
|
#include <linux/io.h>
|
|
#include <asm/smp_plat.h>
|
|
#include <mach/common.h>
|
|
#include <mach/pm-rcar.h>
|
|
#include <mach/r8a7790.h>
|
|
|
|
#define RST 0xe6160000
|
|
#define CA15BAR 0x0020
|
|
#define CA7BAR 0x0030
|
|
#define CA15RESCNT 0x0040
|
|
#define CA7RESCNT 0x0044
|
|
#define MERAM 0xe8080000
|
|
|
|
static struct rcar_sysc_ch r8a7790_ca15_scu = {
|
|
.chan_offs = 0x180, /* PWRSR5 .. PWRER5 */
|
|
.isr_bit = 12, /* CA15-SCU */
|
|
};
|
|
|
|
static struct rcar_sysc_ch r8a7790_ca7_scu = {
|
|
.chan_offs = 0x100, /* PWRSR3 .. PWRER3 */
|
|
.isr_bit = 21, /* CA7-SCU */
|
|
};
|
|
|
|
static void __init r8a7790_smp_prepare_cpus(unsigned int max_cpus)
|
|
{
|
|
void __iomem *p;
|
|
u32 bar;
|
|
|
|
/* let APMU code install data related to shmobile_boot_vector */
|
|
shmobile_smp_apmu_prepare_cpus(max_cpus);
|
|
|
|
/* MERAM for jump stub, because BAR requires 256KB aligned address */
|
|
p = ioremap_nocache(MERAM, shmobile_boot_size);
|
|
memcpy_toio(p, shmobile_boot_vector, shmobile_boot_size);
|
|
iounmap(p);
|
|
|
|
/* setup reset vectors */
|
|
p = ioremap_nocache(RST, 0x63);
|
|
bar = (MERAM >> 8) & 0xfffffc00;
|
|
writel_relaxed(bar, p + CA15BAR);
|
|
writel_relaxed(bar, p + CA7BAR);
|
|
writel_relaxed(bar | 0x10, p + CA15BAR);
|
|
writel_relaxed(bar | 0x10, p + CA7BAR);
|
|
|
|
/* enable clocks to all CPUs */
|
|
writel_relaxed((readl_relaxed(p + CA15RESCNT) & ~0x0f) | 0xa5a50000,
|
|
p + CA15RESCNT);
|
|
writel_relaxed((readl_relaxed(p + CA7RESCNT) & ~0x0f) | 0x5a5a0000,
|
|
p + CA7RESCNT);
|
|
iounmap(p);
|
|
|
|
/* turn on power to SCU */
|
|
r8a7790_pm_init();
|
|
rcar_sysc_power_up(&r8a7790_ca15_scu);
|
|
rcar_sysc_power_up(&r8a7790_ca7_scu);
|
|
}
|
|
|
|
struct smp_operations r8a7790_smp_ops __initdata = {
|
|
.smp_prepare_cpus = r8a7790_smp_prepare_cpus,
|
|
.smp_boot_secondary = shmobile_smp_apmu_boot_secondary,
|
|
#ifdef CONFIG_HOTPLUG_CPU
|
|
.cpu_disable = shmobile_smp_cpu_disable,
|
|
.cpu_die = shmobile_smp_apmu_cpu_die,
|
|
.cpu_kill = shmobile_smp_apmu_cpu_kill,
|
|
#endif
|
|
};
|