mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-23 12:43:55 +08:00
499ccb27a8
Standarize and document the FPGA nodes used on Freescale QorIQ reference boards. There are different kinds of FPGAs used on the boards, but only two are currently standard: "pixis", "ngpixis", and "qixis". Although there are minor differences among the boards that have one kind of FPGA, most of the functionality is the same, so it makes sense to create common compatibility strings. We also need to update the P1022DS platform file, because the compatible string for its PIXIS node has changed. This means that older kernels are not compatible with newer device trees. This is not a real problem, however, since that particular function doesn't work anyway. When the DIU is active, the PIXIS is in "indirect mode", and so cannot be accessed as a memory-mapped device. Signed-off-by: Timur Tabi <timur@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
70 lines
1.8 KiB
Plaintext
70 lines
1.8 KiB
Plaintext
Freescale Reference Board Bindings
|
|
|
|
This document describes device tree bindings for various devices that
|
|
exist on some Freescale reference boards.
|
|
|
|
* Board Control and Status (BCSR)
|
|
|
|
Required properties:
|
|
|
|
- compatible : Should be "fsl,<board>-bcsr"
|
|
- reg : Offset and length of the register set for the device
|
|
|
|
Example:
|
|
|
|
bcsr@f8000000 {
|
|
compatible = "fsl,mpc8360mds-bcsr";
|
|
reg = <f8000000 8000>;
|
|
};
|
|
|
|
* Freescale on-board FPGA
|
|
|
|
This is the memory-mapped registers for on board FPGA.
|
|
|
|
Required properities:
|
|
- compatible: should be a board-specific string followed by a string
|
|
indicating the type of FPGA. Example:
|
|
"fsl,<board>-fpga", "fsl,fpga-pixis"
|
|
- reg: should contain the address and the length of the FPGA register set.
|
|
- interrupt-parent: should specify phandle for the interrupt controller.
|
|
- interrupts: should specify event (wakeup) IRQ.
|
|
|
|
Example (P1022DS):
|
|
|
|
board-control@3,0 {
|
|
compatible = "fsl,p1022ds-fpga", "fsl,fpga-ngpixis";
|
|
reg = <3 0 0x30>;
|
|
interrupt-parent = <&mpic>;
|
|
interrupts = <8 8 0 0>;
|
|
};
|
|
|
|
* Freescale BCSR GPIO banks
|
|
|
|
Some BCSR registers act as simple GPIO controllers, each such
|
|
register can be represented by the gpio-controller node.
|
|
|
|
Required properities:
|
|
- compatible : Should be "fsl,<board>-bcsr-gpio".
|
|
- reg : Should contain the address and the length of the GPIO bank
|
|
register.
|
|
- #gpio-cells : Should be two. The first cell is the pin number and the
|
|
second cell is used to specify optional parameters (currently unused).
|
|
- gpio-controller : Marks the port as GPIO controller.
|
|
|
|
Example:
|
|
|
|
bcsr@1,0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "fsl,mpc8360mds-bcsr";
|
|
reg = <1 0 0x8000>;
|
|
ranges = <0 1 0 0x8000>;
|
|
|
|
bcsr13: gpio-controller@d {
|
|
#gpio-cells = <2>;
|
|
compatible = "fsl,mpc8360mds-bcsr-gpio";
|
|
reg = <0xd 1>;
|
|
gpio-controller;
|
|
};
|
|
};
|