mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-18 02:04:05 +08:00
0153d98f2d
x86 instruction decoder is used for both kernel instructions and user space instructions (e.g. uprobes, perf tools Intel PT), so it is good to update it with new instructions. Add instructions to x86 instruction decoder: User Interrupt clui senduipi stui testui uiret Prediction history reset hreset Serialize instruction execution serialize TSX suspend load address tracking xresldtrk xsusldtrk Reference: Intel Architecture Instruction Set Extensions and Future Features Programming Reference May 2021 Document Number: 319433-044 Example using perf tools' x86 instruction decoder test: $ perf test -v "x86 instruction decoder" |& grep -i hreset Decoded ok: f3 0f 3a f0 c0 00 hreset $0x0 Decoded ok: f3 0f 3a f0 c0 00 hreset $0x0 Signed-off-by: Adrian Hunter <adrian.hunter@intel.com> Signed-off-by: Borislav Petkov <bp@suse.de> Acked-by: Arnaldo Carvalho de Melo <acme@redhat.com> Acked-by: Masami Hiramatsu <mhiramat@kernel.org> Link: https://lore.kernel.org/r/20211202095029.2165714-5-adrian.hunter@intel.com |
||
---|---|---|
.. | ||
alpha/include | ||
arc/include/uapi/asm | ||
arm/include | ||
arm64/include | ||
csky/include/uapi/asm | ||
h8300/include | ||
hexagon/include/uapi/asm | ||
ia64/include | ||
microblaze/include/uapi/asm | ||
mips/include | ||
parisc/include/uapi/asm | ||
powerpc/include | ||
riscv/include/uapi/asm | ||
s390/include | ||
sh/include | ||
sparc/include | ||
x86 | ||
xtensa/include |