renegade-project/linux-next
2
0
Fork 0
mirror of https://github.com/edk2-porting/linux-next.git synced 2024-12-21 11:44:01 +08:00
Code

ARM: dts: rockchip: enable gmac on RK3288 evb board

Browse Source 
enable gmac in rk3288-evb-rk808.dts

changes since v2:
1. add fixed regulator for PHY
2. remove power-gpio, reset-gpio, phyirq-gpio, pmu_regulator setting
3. add "snps,reset-gpio", "snps,reset-active-low;" "snps,reset-delays-us"

Signed-off-by: Roger Chen <roger.chen@rock-chips.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
Roger Chen 2014-12-29 17:44:25 +08:00 committed by David S. Miller
parent 3d3fb74afc
commit e35e47ac52
2 changed files with 40 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
arch/arm/boot/dts/rk3288-evb-rk808.dts
View File

@ -15,6 +15,13 @@
/ { / {
compatible = "rockchip,rk3288-evb-rk808", "rockchip,rk3288"; compatible = "rockchip,rk3288-evb-rk808", "rockchip,rk3288";
ext_gmac: external-gmac-clock {
compatible = "fixed-clock";
clock-frequency = <125000000>;
clock-output-names = "ext_gmac";
#clock-cells = <0>;
};
}; };
&cpu0 { &cpu0 {
@ -152,3 +159,19 @@
}; };
}; };
}; };
&gmac {
phy_regulator = "vcc_phy";
phy-mode = "rgmii";
clock_in_out = "input";
snps,reset-gpio = <&gpio4 7 0>;
snps,reset-active-low;
snps,reset-delays-us = <0 10000 1000000>;
assigned-clocks = <&cru SCLK_MAC>;
assigned-clock-parents = <&ext_gmac>;
pinctrl-names = "default";
pinctrl-0 = <&rgmii_pins>;
tx_delay = <0x30>;
rx_delay = <0x10>;
status = "ok";
};

17
arch/arm/boot/dts/rk3288-evb.dtsi
View File

@ -90,6 +90,17 @@
regulator-always-on; regulator-always-on;
regulator-boot-on; regulator-boot-on;
}; };
vcc_phy: vcc-phy-regulator {
compatible = "regulator-fixed";
enable-active-high;
gpio = <&gpio0 6 GPIO_ACTIVE_HIGH>;
pinctrl-names = "default";
pinctrl-0 = <&eth_phy_pwr>;
regulator-name = "vcc_phy";
regulator-always-on;
regulator-boot-on;
};
}; };
&emmc { &emmc {
@ -178,6 +189,12 @@
rockchip,pins = <0 14 RK_FUNC_GPIO &pcfg_pull_none>; rockchip,pins = <0 14 RK_FUNC_GPIO &pcfg_pull_none>;
}; };
}; };
eth_phy {
eth_phy_pwr: eth-phy-pwr {
rockchip,pins = <0 6 RK_FUNC_GPIO &pcfg_pull_none>;
};
};
}; };
&usb_host0_ehci { &usb_host0_ehci {