2
0
mirror of https://github.com/edk2-porting/linux-next.git synced 2024-12-19 18:53:52 +08:00

ARM: dts: OMAP4: Update timer addresses

For OMAP4 devices, timers 5-8 have both a L3 bus address and a Cortex-A9
private bus address. Currently the device-tree source only contains the
L3 bus address for these timers. Update these timers to include the
Cortex-A9 private address and make the default address the Cortex-A9
private bus address to match the current HWMOD implementation.

Signed-off-by: Jon Hunter <jon-hunter@ti.com>
Signed-off-by: Benoit Cousson <b-cousson@ti.com>
This commit is contained in:
Jon Hunter 2012-11-01 08:57:08 -05:00 committed by Benoit Cousson
parent 9fd3c748aa
commit d03a93bbec

View File

@ -469,33 +469,37 @@
ti,hwmods = "timer4"; ti,hwmods = "timer4";
}; };
timer5: timer@49038000 { timer5: timer@40138000 {
compatible = "ti,omap2-timer"; compatible = "ti,omap2-timer";
reg = <0x49038000 0x80>; reg = <0x40138000 0x80>,
<0x49038000 0x80>;
interrupts = <0 41 0x4>; interrupts = <0 41 0x4>;
ti,hwmods = "timer5"; ti,hwmods = "timer5";
ti,timer-dsp; ti,timer-dsp;
}; };
timer6: timer@4903a000 { timer6: timer@4013a000 {
compatible = "ti,omap2-timer"; compatible = "ti,omap2-timer";
reg = <0x4903a000 0x80>; reg = <0x4013a000 0x80>,
<0x4903a000 0x80>;
interrupts = <0 42 0x4>; interrupts = <0 42 0x4>;
ti,hwmods = "timer6"; ti,hwmods = "timer6";
ti,timer-dsp; ti,timer-dsp;
}; };
timer7: timer@4903c000 { timer7: timer@4013c000 {
compatible = "ti,omap2-timer"; compatible = "ti,omap2-timer";
reg = <0x4903c000 0x80>; reg = <0x4013c000 0x80>,
<0x4903c000 0x80>;
interrupts = <0 43 0x4>; interrupts = <0 43 0x4>;
ti,hwmods = "timer7"; ti,hwmods = "timer7";
ti,timer-dsp; ti,timer-dsp;
}; };
timer8: timer@4903e000 { timer8: timer@4013e000 {
compatible = "ti,omap2-timer"; compatible = "ti,omap2-timer";
reg = <0x4903e000 0x80>; reg = <0x4013e000 0x80>,
<0x4903e000 0x80>;
interrupts = <0 44 0x4>; interrupts = <0 44 0x4>;
ti,hwmods = "timer8"; ti,hwmods = "timer8";
ti,timer-pwm; ti,timer-pwm;