renegade-project/linux-next
2
0
Fork 0
mirror of https://github.com/edk2-porting/linux-next.git synced 2024-12-17 09:43:59 +08:00
Code

amd64_edac: remove memory and GART TLB error decoders

Browse Source 
Signed-off-by: Borislav Petkov <borislav.petkov@amd.com>
This commit is contained in:
Borislav Petkov 2009-07-23 16:05:53 +02:00
parent 5110dbdeab
commit b7225e4fc1
1 changed files with 7 additions and 29 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

36
drivers/edac/amd64_edac.c
View File

@ -2209,28 +2209,6 @@ static int amd64_get_error_info(struct mem_ctl_info *mci,
return 1; return 1;
} }
static inline void amd64_decode_gart_tlb_error(struct mem_ctl_info *mci,
struct err_regs *info)
{
u32 ec = ERROR_CODE(info->nbsl);
amd64_mc_printk(mci, KERN_ERR,
"GART TLB event: transaction type(%s), "
"cache level(%s)\n", TT_MSG(ec), LL_MSG(ec));
}
static inline void amd64_decode_mem_cache_error(struct mem_ctl_info *mci,
struct err_regs *info)
{
u32 ec = ERROR_CODE(info->nbsl);
amd64_mc_printk(mci, KERN_ERR,
"cache hierarchy error: memory transaction type(%s), "
"transaction type(%s), cache level(%s)\n",
RRRR_MSG(ec), TT_MSG(ec), LL_MSG(ec));
}
/* /*
* Handle any Correctable Errors (CEs) that have occurred. Check for valid ERROR * Handle any Correctable Errors (CEs) that have occurred. Check for valid ERROR
* ADDRESS and process. * ADDRESS and process.
@ -2411,19 +2389,19 @@ void amd64_decode_nb_mce(struct mem_ctl_info *mci, struct err_regs *regs,
if (!report_gart_errors) if (!report_gart_errors)
return; return;
pr_emerg("GART TLB error\n"); pr_emerg(" GART TLB error, Transaction: %s, Cache Level %s\n",
amd64_decode_gart_tlb_error(mci, regs); TT_MSG(ec), LL_MSG(ec));
} else if (MEM_ERROR(ec)) { } else if (MEM_ERROR(ec)) {
pr_emerg("Memory/Cache error\n"); pr_emerg(" Memory/Cache error, Transaction: %s, Type: %s,"
amd64_decode_mem_cache_error(mci, regs); " Cache Level: %s",
RRRR_MSG(ec), TT_MSG(ec), LL_MSG(ec));
} else if (BUS_ERROR(ec)) { } else if (BUS_ERROR(ec)) {
pr_emerg("Bus (Link/DRAM) error\n"); pr_emerg(" Bus (Link/DRAM) error\n");
amd64_decode_bus_error(mci, regs); amd64_decode_bus_error(mci, regs);
} else { } else {
/* shouldn't reach here! */ /* shouldn't reach here! */
amd64_mc_printk(mci, KERN_WARNING, amd64_mc_printk(mci, KERN_WARNING,
"%s(): unknown MCE error 0x%x\n", __func__, "%s(): unknown MCE error 0x%x\n", __func__, ec);
ec);
} }
pr_emerg("%s.\n", EXT_ERR_MSG(xec)); pr_emerg("%s.\n", EXT_ERR_MSG(xec));