renegade-project/linux-next
2
0
Fork 0
mirror of https://github.com/edk2-porting/linux-next.git synced 2024-12-18 18:23:53 +08:00
Code

[POWERPC] Cleanup mpic nodes in .dts

Browse Source 
Removed clock-frequency, big-endian, and built-in props as they aren't
specified anywhere.  Also added compatible = "chrp,open-pic" in the
places it was missing.

Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
This commit is contained in:
Kumar Gala 2008-05-30 12:12:26 -05:00
parent 59d13f9dba
commit acd4b715ec
20 changed files with 8 additions and 29 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
Documentation/powerpc/booting-without-of.txt
View File

@ -1363,14 +1363,11 @@ platforms are moved over to use the flattened-device-tree model.
pic@40000 {
linux,phandle = <40000>;
clock-frequency = <0>;
interrupt-controller;
#address-cells = <0>;
reg = <40000 40000>;
built-in;
compatible = "chrp,open-pic";
device_type = "open-pic";
big-endian;
};
@ -3663,14 +3660,11 @@ not necessary as they are usually the same as the root node.
pic@40000 {
linux,phandle = <40000>;
clock-frequency = <0>;
interrupt-controller;
#address-cells = <0>;
reg = <40000 40000>;
built-in;
compatible = "chrp,open-pic";
device_type = "open-pic";
big-endian;
};
i2c@3000 {

2
arch/powerpc/boot/dts/mpc7448hpc2.dts
View File

@ -124,14 +124,12 @@
};
mpic: pic@7400 {
clock-frequency = <0>;
interrupt-controller;
#address-cells = <0>;
#interrupt-cells = <2>;
reg = <0x7400 0x400>;
compatible = "chrp,open-pic";
device_type = "open-pic";
big-endian;
};
pci@1000 {
compatible = "tsi108-pci";

2
arch/powerpc/boot/dts/mpc8540ads.dts
View File

@ -165,14 +165,12 @@
interrupt-parent = <&mpic>;
};
mpic: pic@40000 {
clock-frequency = <0>;
interrupt-controller;
#address-cells = <0>;
#interrupt-cells = <2>;
reg = <0x40000 0x40000>;
compatible = "chrp,open-pic";
device_type = "open-pic";
big-endian;
};
};

2
arch/powerpc/boot/dts/mpc8541cds.dts
View File

@ -148,14 +148,12 @@
};
mpic: pic@40000 {
clock-frequency = <0>;
interrupt-controller;
#address-cells = <0>;
#interrupt-cells = <2>;
reg = <0x40000 0x40000>;
compatible = "chrp,open-pic";
device_type = "open-pic";
big-endian;
};
cpm@919c0 {

2
arch/powerpc/boot/dts/mpc8544ds.dts
View File

@ -210,14 +210,12 @@
};
mpic: pic@40000 {
clock-frequency = <0>;
interrupt-controller;
#address-cells = <0>;
#interrupt-cells = <2>;
reg = <0x40000 0x40000>;
compatible = "chrp,open-pic";
device_type = "open-pic";
big-endian;
};
msi@41600 {

2
arch/powerpc/boot/dts/mpc8548cds.dts
View File

@ -208,14 +208,12 @@
};
mpic: pic@40000 {
clock-frequency = <0>;
interrupt-controller;
#address-cells = <0>;
#interrupt-cells = <2>;
reg = <0x40000 0x40000>;
compatible = "chrp,open-pic";
device_type = "open-pic";
big-endian;
};
};

2
arch/powerpc/boot/dts/mpc8555cds.dts
View File

@ -148,14 +148,12 @@
};
mpic: pic@40000 {
clock-frequency = <0>;
interrupt-controller;
#address-cells = <0>;
#interrupt-cells = <2>;
reg = <0x40000 0x40000>;
compatible = "chrp,open-pic";
device_type = "open-pic";
big-endian;
};
cpm@919c0 {

1
arch/powerpc/boot/dts/mpc8560ads.dts
View File

@ -134,6 +134,7 @@
#address-cells = <0>;
#interrupt-cells = <2>;
reg = <0x40000 0x40000>;
compatible = "chrp,open-pic";
device_type = "open-pic";
};

2
arch/powerpc/boot/dts/mpc8568mds.dts
View File

@ -202,14 +202,12 @@
};
mpic: pic@40000 {
clock-frequency = <0>;
interrupt-controller;
#address-cells = <0>;
#interrupt-cells = <2>;
reg = <0x40000 0x40000>;
compatible = "chrp,open-pic";
device_type = "open-pic";
big-endian;
};
par_io@e0100 {

2
arch/powerpc/boot/dts/mpc8572ds.dts
View File

@ -238,14 +238,12 @@
};
mpic: pic@40000 {
clock-frequency = <0>;
interrupt-controller;
#address-cells = <0>;
#interrupt-cells = <2>;
reg = <0x40000 0x40000>;
compatible = "chrp,open-pic";
device_type = "open-pic";
big-endian;
};
};

2
arch/powerpc/boot/dts/mpc8610_hpcd.dts
View File

@ -172,14 +172,12 @@
};
mpic: interrupt-controller@40000 {
clock-frequency = <0>;
interrupt-controller;
#address-cells = <0>;
#interrupt-cells = <2>;
reg = <0x40000 0x40000>;
compatible = "chrp,open-pic";
device_type = "open-pic";
big-endian;
};
msi@41600 {

2
arch/powerpc/boot/dts/mpc8641_hpcn.dts
View File

@ -239,14 +239,12 @@
};
mpic: pic@40000 {
clock-frequency = <0>;
interrupt-controller;
#address-cells = <0>;
#interrupt-cells = <2>;
reg = <0x40000 0x40000>;
compatible = "chrp,open-pic";
device_type = "open-pic";
big-endian;
};
global-utilities@e0000 {

2
arch/powerpc/boot/dts/sbc8548.dts
View File

@ -265,12 +265,10 @@
mpic: pic@40000 {
interrupt-controller;
#address-cells = <0>;
#size-cells = <0>;
#interrupt-cells = <2>;
reg = <0x40000 0x40000>;
compatible = "chrp,open-pic";
device_type = "open-pic";
big-endian;
};
};

2
arch/powerpc/boot/dts/sbc8560.dts
View File

@ -155,8 +155,8 @@
mpic: pic@40000 {
interrupt-controller;
#address-cells = <0>;
#size-cells = <0>;
#interrupt-cells = <2>;
compatible = "chrp,open-pic";
reg = <0x40000 0x40000>;
device_type = "open-pic";
};

1
arch/powerpc/boot/dts/storcenter.dts
View File

@ -95,6 +95,7 @@
mpic: interrupt-controller@40000 {
#interrupt-cells = <2>;
#address-cells = <0>;
device_type = "open-pic";
compatible = "chrp,open-pic";
interrupt-controller;

1
arch/powerpc/boot/dts/stx_gp3_8560.dts
View File

@ -131,6 +131,7 @@
#address-cells = <0>;
#interrupt-cells = <2>;
reg = <0x40000 0x40000>;
compatible = "chrp,open-pic";
device_type = "open-pic";
};

1
arch/powerpc/boot/dts/tqm8540.dts
View File

@ -177,6 +177,7 @@
#interrupt-cells = <2>;
reg = <0x40000 0x40000>;
device_type = "open-pic";
compatible = "chrp,open-pic";
};
};

1
arch/powerpc/boot/dts/tqm8541.dts
View File

@ -164,6 +164,7 @@
#interrupt-cells = <2>;
reg = <0x40000 0x40000>;
device_type = "open-pic";
compatible = "chrp,open-pic";
};
cpm@919c0 {

1
arch/powerpc/boot/dts/tqm8555.dts
View File

@ -164,6 +164,7 @@
#interrupt-cells = <2>;
reg = <0x40000 0x40000>;
device_type = "open-pic";
compatible = "chrp,open-pic";
};
cpm@919c0 {

1
arch/powerpc/boot/dts/tqm8560.dts
View File

@ -145,6 +145,7 @@
#interrupt-cells = <2>;
reg = <0x40000 0x40000>;
device_type = "open-pic";
compatible = "chrp,open-pic";
};
cpm@919c0 {