mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-22 04:03:58 +08:00
ARM: tegra: move serial clock-frequency attr into the Tegra30 dtsi
No Tegra30 Platform is running PLL_P at another rate than 408MHz, nor is any using any other PLL as UART source clock. Move attribute into SoC level dtsi file to slim down board DT files. Signed-off-by: Stephen Warren <swarren@nvidia.com>
This commit is contained in:
parent
bf5fcc76d3
commit
abf80c276d
arch/arm/boot/dts
@ -90,7 +90,6 @@
|
|||||||
|
|
||||||
serial@70006000 {
|
serial@70006000 {
|
||||||
status = "okay";
|
status = "okay";
|
||||||
clock-frequency = <408000000>;
|
|
||||||
};
|
};
|
||||||
|
|
||||||
i2c@7000c000 {
|
i2c@7000c000 {
|
||||||
|
@ -120,13 +120,11 @@
|
|||||||
|
|
||||||
serial@70006000 {
|
serial@70006000 {
|
||||||
status = "okay";
|
status = "okay";
|
||||||
clock-frequency = <408000000>;
|
|
||||||
};
|
};
|
||||||
|
|
||||||
serial@70006200 {
|
serial@70006200 {
|
||||||
compatible = "nvidia,tegra30-hsuart";
|
compatible = "nvidia,tegra30-hsuart";
|
||||||
status = "okay";
|
status = "okay";
|
||||||
clock-frequency = <408000000>;
|
|
||||||
};
|
};
|
||||||
|
|
||||||
i2c@7000c000 {
|
i2c@7000c000 {
|
||||||
|
@ -234,6 +234,7 @@
|
|||||||
reg = <0x70006000 0x40>;
|
reg = <0x70006000 0x40>;
|
||||||
reg-shift = <2>;
|
reg-shift = <2>;
|
||||||
interrupts = <0 36 0x04>;
|
interrupts = <0 36 0x04>;
|
||||||
|
clock-frequency = <408000000>;
|
||||||
nvidia,dma-request-selector = <&apbdma 8>;
|
nvidia,dma-request-selector = <&apbdma 8>;
|
||||||
clocks = <&tegra_car 6>;
|
clocks = <&tegra_car 6>;
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
@ -243,6 +244,7 @@
|
|||||||
compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
|
compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
|
||||||
reg = <0x70006040 0x40>;
|
reg = <0x70006040 0x40>;
|
||||||
reg-shift = <2>;
|
reg-shift = <2>;
|
||||||
|
clock-frequency = <408000000>;
|
||||||
interrupts = <0 37 0x04>;
|
interrupts = <0 37 0x04>;
|
||||||
nvidia,dma-request-selector = <&apbdma 9>;
|
nvidia,dma-request-selector = <&apbdma 9>;
|
||||||
clocks = <&tegra_car 160>;
|
clocks = <&tegra_car 160>;
|
||||||
@ -253,6 +255,7 @@
|
|||||||
compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
|
compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
|
||||||
reg = <0x70006200 0x100>;
|
reg = <0x70006200 0x100>;
|
||||||
reg-shift = <2>;
|
reg-shift = <2>;
|
||||||
|
clock-frequency = <408000000>;
|
||||||
interrupts = <0 46 0x04>;
|
interrupts = <0 46 0x04>;
|
||||||
nvidia,dma-request-selector = <&apbdma 10>;
|
nvidia,dma-request-selector = <&apbdma 10>;
|
||||||
clocks = <&tegra_car 55>;
|
clocks = <&tegra_car 55>;
|
||||||
@ -263,6 +266,7 @@
|
|||||||
compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
|
compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
|
||||||
reg = <0x70006300 0x100>;
|
reg = <0x70006300 0x100>;
|
||||||
reg-shift = <2>;
|
reg-shift = <2>;
|
||||||
|
clock-frequency = <408000000>;
|
||||||
interrupts = <0 90 0x04>;
|
interrupts = <0 90 0x04>;
|
||||||
nvidia,dma-request-selector = <&apbdma 19>;
|
nvidia,dma-request-selector = <&apbdma 19>;
|
||||||
clocks = <&tegra_car 65>;
|
clocks = <&tegra_car 65>;
|
||||||
@ -273,6 +277,7 @@
|
|||||||
compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
|
compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
|
||||||
reg = <0x70006400 0x100>;
|
reg = <0x70006400 0x100>;
|
||||||
reg-shift = <2>;
|
reg-shift = <2>;
|
||||||
|
clock-frequency = <408000000>;
|
||||||
interrupts = <0 91 0x04>;
|
interrupts = <0 91 0x04>;
|
||||||
nvidia,dma-request-selector = <&apbdma 20>;
|
nvidia,dma-request-selector = <&apbdma 20>;
|
||||||
clocks = <&tegra_car 66>;
|
clocks = <&tegra_car 66>;
|
||||||
|
Loading…
Reference in New Issue
Block a user