mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-28 23:23:55 +08:00
drm/nouveau/fb: implement various bits of work towards memory reclocking
Not even remotely ready for the vast majority of the world. Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
This commit is contained in:
Ben Skeggs
parent
26fdd78cce
commit
aae95ca708
@ -94,6 +94,7 @@ nouveau-y += core/subdev/fb/nva3.o
|
||||
nouveau-y += core/subdev/fb/nvaa.o
|
||||
nouveau-y += core/subdev/fb/nvaf.o
|
||||
nouveau-y += core/subdev/fb/nvc0.o
|
||||
nouveau-y += core/subdev/fb/nve0.o
|
||||
nouveau-y += core/subdev/fb/ramnv04.o
|
||||
nouveau-y += core/subdev/fb/ramnv10.o
|
||||
nouveau-y += core/subdev/fb/ramnv1a.o
|
||||
@ -107,6 +108,9 @@ nouveau-y += core/subdev/fb/ramnv50.o
|
||||
nouveau-y += core/subdev/fb/ramnva3.o
|
||||
nouveau-y += core/subdev/fb/ramnvaa.o
|
||||
nouveau-y += core/subdev/fb/ramnvc0.o
|
||||
nouveau-y += core/subdev/fb/ramnve0.o
|
||||
nouveau-y += core/subdev/fb/sddr3.o
|
||||
nouveau-y += core/subdev/fb/gddr5.o
|
||||
nouveau-y += core/subdev/gpio/base.o
|
||||
nouveau-y += core/subdev/gpio/nv10.o
|
||||
nouveau-y += core/subdev/gpio/nv50.o
|
||||
|
||||
@ -69,7 +69,7 @@ nve0_identify(struct nouveau_device *device)
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nvc0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nve0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTCG ] = &nvc0_ltcg_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nve0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = &nv50_instmem_oclass;
|
||||
@ -102,7 +102,7 @@ nve0_identify(struct nouveau_device *device)
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nvc0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nve0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTCG ] = &nvc0_ltcg_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nve0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = &nv50_instmem_oclass;
|
||||
@ -135,7 +135,7 @@ nve0_identify(struct nouveau_device *device)
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nvc0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nve0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTCG ] = &nvc0_ltcg_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nve0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = &nv50_instmem_oclass;
|
||||
@ -168,7 +168,7 @@ nve0_identify(struct nouveau_device *device)
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nvc0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nve0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTCG ] = &nvc0_ltcg_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nve0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = &nv50_instmem_oclass;
|
||||
@ -203,7 +203,7 @@ nve0_identify(struct nouveau_device *device)
|
||||
device->oclass[NVDEV_SUBDEV_MC ] = nvc3_mc_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_BUS ] = nvc0_bus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_TIMER ] = &nv04_timer_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nvc0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_FB ] = nve0_fb_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_LTCG ] = &nvc0_ltcg_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_IBUS ] = &nve0_ibus_oclass;
|
||||
device->oclass[NVDEV_SUBDEV_INSTMEM] = &nv50_instmem_oclass;
|
||||
|
||||
@ -99,6 +99,7 @@ extern struct nouveau_oclass *nva3_fb_oclass;
|
||||
extern struct nouveau_oclass *nvaa_fb_oclass;
|
||||
extern struct nouveau_oclass *nvaf_fb_oclass;
|
||||
extern struct nouveau_oclass *nvc0_fb_oclass;
|
||||
extern struct nouveau_oclass *nve0_fb_oclass;
|
||||
|
||||
struct nouveau_ram {
|
||||
struct nouveau_object base;
|
||||
@ -125,9 +126,17 @@ struct nouveau_ram {
|
||||
int (*get)(struct nouveau_fb *, u64 size, u32 align,
|
||||
u32 size_nc, u32 type, struct nouveau_mem **);
|
||||
void (*put)(struct nouveau_fb *, struct nouveau_mem **);
|
||||
|
||||
int (*calc)(struct nouveau_fb *, u32 freq);
|
||||
int (*prog)(struct nouveau_fb *);
|
||||
void (*tidy)(struct nouveau_fb *);
|
||||
struct {
|
||||
u8 version;
|
||||
u32 data;
|
||||
u8 size;
|
||||
} rammap, ramcfg, timing;
|
||||
u32 freq;
|
||||
u32 mr[16];
|
||||
};
|
||||
|
||||
#endif
|
||||
|
||||
@ -45,6 +45,7 @@ nva3_pll_calc(struct nouveau_subdev *subdev, struct nvbios_pll *info,
|
||||
lM = max(lM, (int)info->vco1.min_m);
|
||||
hM = (info->refclk + info->vco1.min_inputfreq) / info->vco1.min_inputfreq;
|
||||
hM = min(hM, (int)info->vco1.max_m);
|
||||
lM = min(lM, hM);
|
||||
|
||||
for (M = lM; M <= hM; M++) {
|
||||
u32 tmp = freq * *P * M;
|
||||
|
||||
96
drivers/gpu/drm/nouveau/core/subdev/fb/gddr5.c
Normal file
96
drivers/gpu/drm/nouveau/core/subdev/fb/gddr5.c
Normal file
@ -0,0 +1,96 @@
|
||||
/*
|
||||
* Copyright 2013 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs <bskeggs@redhat.com>
|
||||
*/
|
||||
|
||||
#include <subdev/bios.h>
|
||||
#include "priv.h"
|
||||
|
||||
int
|
||||
nouveau_gddr5_calc(struct nouveau_ram *ram)
|
||||
{
|
||||
struct nouveau_bios *bios = nouveau_bios(ram);
|
||||
int pd, lf, xd, vh, vr, vo;
|
||||
int WL, CL, WR, at, dt, ds;
|
||||
int rq = ram->freq < 1000000; /* XXX */
|
||||
|
||||
switch (!!ram->ramcfg.data * ram->ramcfg.version) {
|
||||
case 0x11:
|
||||
pd = (nv_ro08(bios, ram->ramcfg.data + 0x01) & 0x80) >> 7;
|
||||
lf = (nv_ro08(bios, ram->ramcfg.data + 0x01) & 0x40) >> 6;
|
||||
xd = !(nv_ro08(bios, ram->ramcfg.data + 0x01) & 0x20);
|
||||
vh = (nv_ro08(bios, ram->ramcfg.data + 0x02) & 0x10) >> 4;
|
||||
vr = (nv_ro08(bios, ram->ramcfg.data + 0x02) & 0x04) >> 2;
|
||||
vo = nv_ro08(bios, ram->ramcfg.data + 0x06) & 0xff;
|
||||
break;
|
||||
default:
|
||||
return -ENOSYS;
|
||||
}
|
||||
|
||||
switch (!!ram->timing.data * ram->timing.version) {
|
||||
case 0x20:
|
||||
WL = (nv_ro16(bios, ram->timing.data + 0x04) & 0x0f80) >> 7;
|
||||
CL = nv_ro08(bios, ram->timing.data + 0x04) & 0x1f;
|
||||
WR = nv_ro08(bios, ram->timing.data + 0x0a) & 0x7f;
|
||||
at = (nv_ro08(bios, ram->timing.data + 0x2e) & 0xc0) >> 6;
|
||||
dt = nv_ro08(bios, ram->timing.data + 0x2e) & 0x03;
|
||||
ds = nv_ro08(bios, ram->timing.data + 0x2f) & 0x03;
|
||||
break;
|
||||
default:
|
||||
return -ENOSYS;
|
||||
}
|
||||
|
||||
if (WL < 1 || WL > 7 || CL < 5 || CL > 36 || WR < 4 || WR > 35)
|
||||
return -EINVAL;
|
||||
CL -= 5;
|
||||
WR -= 4;
|
||||
|
||||
ram->mr[0] &= ~0xf7f;
|
||||
ram->mr[0] |= (WR & 0x0f) << 8;
|
||||
ram->mr[0] |= (CL & 0x0f) << 3;
|
||||
ram->mr[0] |= (WL & 0x07) << 0;
|
||||
|
||||
ram->mr[1] &= ~0x0bf;
|
||||
ram->mr[1] |= (xd & 0x01) << 7;
|
||||
ram->mr[1] |= (at & 0x03) << 4;
|
||||
ram->mr[1] |= (dt & 0x03) << 2;
|
||||
ram->mr[1] |= (ds & 0x03) << 0;
|
||||
|
||||
ram->mr[3] &= ~0x020;
|
||||
ram->mr[3] |= (rq & 0x01) << 5;
|
||||
|
||||
if (!vo)
|
||||
vo = (ram->mr[6] & 0xff0) >> 4;
|
||||
if (ram->mr[6] & 0x001)
|
||||
pd = 1; /* binary driver does this.. bug? */
|
||||
ram->mr[6] &= ~0xff1;
|
||||
ram->mr[6] |= (vo & 0xff) << 4;
|
||||
ram->mr[6] |= (pd & 0x01) << 0;
|
||||
|
||||
if (!(ram->mr[7] & 0x100))
|
||||
vr = 0; /* binary driver does this.. bug? */
|
||||
ram->mr[7] &= ~0x188;
|
||||
ram->mr[7] |= (vr & 0x01) << 8;
|
||||
ram->mr[7] |= (vh & 0x01) << 7;
|
||||
ram->mr[7] |= (lf & 0x01) << 3;
|
||||
return 0;
|
||||
}
|
||||
17
drivers/gpu/drm/nouveau/core/subdev/fb/nv40.h
Normal file
17
drivers/gpu/drm/nouveau/core/subdev/fb/nv40.h
Normal file
@ -0,0 +1,17 @@
|
||||
#ifndef __NVKM_FB_NV40_H__
|
||||
#define __NVKM_FB_NV40_H__
|
||||
|
||||
#include "priv.h"
|
||||
|
||||
struct nv40_ram {
|
||||
struct nouveau_ram base;
|
||||
u32 ctrl;
|
||||
u32 coef;
|
||||
};
|
||||
|
||||
|
||||
int nv40_ram_calc(struct nouveau_fb *, u32);
|
||||
int nv40_ram_prog(struct nouveau_fb *);
|
||||
void nv40_ram_tidy(struct nouveau_fb *);
|
||||
|
||||
#endif
|
||||
@ -22,24 +22,18 @@
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include "nv04.h"
|
||||
|
||||
struct nvc0_fb_priv {
|
||||
struct nouveau_fb base;
|
||||
struct page *r100c10_page;
|
||||
dma_addr_t r100c10;
|
||||
};
|
||||
#include "nvc0.h"
|
||||
|
||||
extern const u8 nvc0_pte_storage_type_map[256];
|
||||
|
||||
static bool
|
||||
bool
|
||||
nvc0_fb_memtype_valid(struct nouveau_fb *pfb, u32 tile_flags)
|
||||
{
|
||||
u8 memtype = (tile_flags & 0x0000ff00) >> 8;
|
||||
return likely((nvc0_pte_storage_type_map[memtype] != 0xff));
|
||||
}
|
||||
|
||||
static int
|
||||
int
|
||||
nvc0_fb_init(struct nouveau_object *object)
|
||||
{
|
||||
struct nvc0_fb_priv *priv = (void *)object;
|
||||
@ -54,7 +48,7 @@ nvc0_fb_init(struct nouveau_object *object)
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
void
|
||||
nvc0_fb_dtor(struct nouveau_object *object)
|
||||
{
|
||||
struct nouveau_device *device = nv_device(object);
|
||||
@ -69,7 +63,7 @@ nvc0_fb_dtor(struct nouveau_object *object)
|
||||
nouveau_fb_destroy(&priv->base);
|
||||
}
|
||||
|
||||
static int
|
||||
int
|
||||
nvc0_fb_ctor(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, void *data, u32 size,
|
||||
struct nouveau_object **pobject)
|
||||
|
||||
29
drivers/gpu/drm/nouveau/core/subdev/fb/nvc0.h
Normal file
29
drivers/gpu/drm/nouveau/core/subdev/fb/nvc0.h
Normal file
@ -0,0 +1,29 @@
|
||||
#ifndef __NVKM_RAM_NVC0_H__
|
||||
#define __NVKM_RAM_NVC0_H__
|
||||
|
||||
#include "priv.h"
|
||||
#include "nv50.h"
|
||||
|
||||
struct nvc0_fb_priv {
|
||||
struct nouveau_fb base;
|
||||
struct page *r100c10_page;
|
||||
dma_addr_t r100c10;
|
||||
};
|
||||
|
||||
int nvc0_fb_ctor(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, void *, u32,
|
||||
struct nouveau_object **);
|
||||
void nvc0_fb_dtor(struct nouveau_object *);
|
||||
int nvc0_fb_init(struct nouveau_object *);
|
||||
bool nvc0_fb_memtype_valid(struct nouveau_fb *, u32);
|
||||
|
||||
|
||||
#define nvc0_ram_create(p,e,o,d) \
|
||||
nvc0_ram_create_((p), (e), (o), sizeof(**d), (void **)d)
|
||||
int nvc0_ram_create_(struct nouveau_object *, struct nouveau_object *,
|
||||
struct nouveau_oclass *, int, void **);
|
||||
int nvc0_ram_get(struct nouveau_fb *, u64, u32, u32, u32,
|
||||
struct nouveau_mem **);
|
||||
void nvc0_ram_put(struct nouveau_fb *, struct nouveau_mem **);
|
||||
|
||||
#endif
|
||||
38
drivers/gpu/drm/nouveau/core/subdev/fb/nve0.c
Normal file
38
drivers/gpu/drm/nouveau/core/subdev/fb/nve0.c
Normal file
@ -0,0 +1,38 @@
|
||||
/*
|
||||
* Copyright 2012 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include "nvc0.h"
|
||||
|
||||
struct nouveau_oclass *
|
||||
nve0_fb_oclass = &(struct nouveau_fb_impl) {
|
||||
.base.handle = NV_SUBDEV(FB, 0xe0),
|
||||
.base.ofuncs = &(struct nouveau_ofuncs) {
|
||||
.ctor = nvc0_fb_ctor,
|
||||
.dtor = nvc0_fb_dtor,
|
||||
.init = nvc0_fb_init,
|
||||
.fini = _nouveau_fb_fini,
|
||||
},
|
||||
.memtype = nvc0_fb_memtype_valid,
|
||||
.ram = &nve0_ram_oclass,
|
||||
}.base;
|
||||
@ -31,6 +31,10 @@ extern struct nouveau_oclass nv50_ram_oclass;
|
||||
extern struct nouveau_oclass nva3_ram_oclass;
|
||||
extern struct nouveau_oclass nvaa_ram_oclass;
|
||||
extern struct nouveau_oclass nvc0_ram_oclass;
|
||||
extern struct nouveau_oclass nve0_ram_oclass;
|
||||
|
||||
int nouveau_sddr3_calc(struct nouveau_ram *ram);
|
||||
int nouveau_gddr5_calc(struct nouveau_ram *ram);
|
||||
|
||||
#define nouveau_fb_create(p,e,c,d) \
|
||||
nouveau_fb_create_((p), (e), (c), sizeof(**d), (void **)d)
|
||||
|
||||
118
drivers/gpu/drm/nouveau/core/subdev/fb/ramfuc.h
Normal file
118
drivers/gpu/drm/nouveau/core/subdev/fb/ramfuc.h
Normal file
@ -0,0 +1,118 @@
|
||||
#ifndef __NVKM_FBRAM_FUC_H__
|
||||
#define __NVKM_FBRAM_FUC_H__
|
||||
|
||||
#include <subdev/pwr.h>
|
||||
|
||||
struct ramfuc {
|
||||
struct nouveau_memx *memx;
|
||||
struct nouveau_fb *pfb;
|
||||
int sequence;
|
||||
};
|
||||
|
||||
struct ramfuc_reg {
|
||||
int sequence;
|
||||
bool force;
|
||||
u32 addr[2];
|
||||
u32 data;
|
||||
};
|
||||
|
||||
static inline struct ramfuc_reg
|
||||
ramfuc_reg2(u32 addr1, u32 addr2)
|
||||
{
|
||||
return (struct ramfuc_reg) {
|
||||
.sequence = 0,
|
||||
.addr = { addr1, addr2 },
|
||||
.data = 0xdeadbeef,
|
||||
};
|
||||
}
|
||||
|
||||
static inline struct ramfuc_reg
|
||||
ramfuc_reg(u32 addr)
|
||||
{
|
||||
return ramfuc_reg2(addr, addr);
|
||||
}
|
||||
|
||||
static inline int
|
||||
ramfuc_init(struct ramfuc *ram, struct nouveau_fb *pfb)
|
||||
{
|
||||
struct nouveau_pwr *ppwr = nouveau_pwr(pfb);
|
||||
int ret;
|
||||
|
||||
ret = nouveau_memx_init(ppwr, &ram->memx);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
ram->sequence++;
|
||||
ram->pfb = pfb;
|
||||
return 0;
|
||||
}
|
||||
|
||||
static inline int
|
||||
ramfuc_exec(struct ramfuc *ram, bool exec)
|
||||
{
|
||||
int ret = 0;
|
||||
if (ram->pfb) {
|
||||
ret = nouveau_memx_fini(&ram->memx, exec);
|
||||
ram->pfb = NULL;
|
||||
}
|
||||
return ret;
|
||||
}
|
||||
|
||||
static inline u32
|
||||
ramfuc_rd32(struct ramfuc *ram, struct ramfuc_reg *reg)
|
||||
{
|
||||
if (reg->sequence != ram->sequence)
|
||||
reg->data = nv_rd32(ram->pfb, reg->addr[0]);
|
||||
return reg->data;
|
||||
}
|
||||
|
||||
static inline void
|
||||
ramfuc_wr32(struct ramfuc *ram, struct ramfuc_reg *reg, u32 data)
|
||||
{
|
||||
reg->sequence = ram->sequence;
|
||||
reg->data = data;
|
||||
if (reg->addr[0] != reg->addr[1])
|
||||
nouveau_memx_wr32(ram->memx, reg->addr[1], reg->data);
|
||||
nouveau_memx_wr32(ram->memx, reg->addr[0], reg->data);
|
||||
}
|
||||
|
||||
static inline void
|
||||
ramfuc_nuke(struct ramfuc *ram, struct ramfuc_reg *reg)
|
||||
{
|
||||
reg->force = true;
|
||||
}
|
||||
|
||||
static inline u32
|
||||
ramfuc_mask(struct ramfuc *ram, struct ramfuc_reg *reg, u32 mask, u32 data)
|
||||
{
|
||||
u32 temp = ramfuc_rd32(ram, reg);
|
||||
if (temp != ((temp & ~mask) | data) || reg->force) {
|
||||
ramfuc_wr32(ram, reg, (temp & ~mask) | data);
|
||||
reg->force = false;
|
||||
}
|
||||
return temp;
|
||||
}
|
||||
|
||||
static inline void
|
||||
ramfuc_wait(struct ramfuc *ram, u32 addr, u32 mask, u32 data, u32 nsec)
|
||||
{
|
||||
nouveau_memx_wait(ram->memx, addr, mask, data, nsec);
|
||||
}
|
||||
|
||||
static inline void
|
||||
ramfuc_nsec(struct ramfuc *ram, u32 nsec)
|
||||
{
|
||||
nouveau_memx_nsec(ram->memx, nsec);
|
||||
}
|
||||
|
||||
#define ram_init(s,p) ramfuc_init(&(s)->base, (p))
|
||||
#define ram_exec(s,e) ramfuc_exec(&(s)->base, (e))
|
||||
#define ram_have(s,r) ((s)->r_##r.addr != 0x000000)
|
||||
#define ram_rd32(s,r) ramfuc_rd32(&(s)->base, &(s)->r_##r)
|
||||
#define ram_wr32(s,r,d) ramfuc_wr32(&(s)->base, &(s)->r_##r, (d))
|
||||
#define ram_nuke(s,r) ramfuc_nuke(&(s)->base, &(s)->r_##r)
|
||||
#define ram_mask(s,r,m,d) ramfuc_mask(&(s)->base, &(s)->r_##r, (m), (d))
|
||||
#define ram_wait(s,r,m,d,n) ramfuc_wait(&(s)->base, (r), (m), (d), (n))
|
||||
#define ram_nsec(s,n) ramfuc_nsec(&(s)->base, (n))
|
||||
|
||||
#endif
|
||||
@ -22,7 +22,154 @@
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include "priv.h"
|
||||
#include <subdev/bios.h>
|
||||
#include <subdev/bios/bit.h>
|
||||
#include <subdev/bios/pll.h>
|
||||
#include <subdev/bios/init.h>
|
||||
#include <subdev/clock.h>
|
||||
#include <subdev/clock/pll.h>
|
||||
#include <subdev/timer.h>
|
||||
|
||||
#include <engine/fifo.h>
|
||||
|
||||
#include "nv40.h"
|
||||
|
||||
int
|
||||
nv40_ram_calc(struct nouveau_fb *pfb, u32 freq)
|
||||
{
|
||||
struct nouveau_bios *bios = nouveau_bios(pfb);
|
||||
struct nv40_ram *ram = (void *)pfb->ram;
|
||||
struct nvbios_pll pll;
|
||||
int N1, M1, N2, M2;
|
||||
int log2P, ret;
|
||||
|
||||
ret = nvbios_pll_parse(bios, 0x04, &pll);
|
||||
if (ret) {
|
||||
nv_error(pfb, "mclk pll data not found\n");
|
||||
return ret;
|
||||
}
|
||||
|
||||
ret = nv04_pll_calc(nv_subdev(pfb), &pll, freq,
|
||||
&N1, &M1, &N2, &M2, &log2P);
|
||||
if (ret < 0)
|
||||
return ret;
|
||||
|
||||
ram->ctrl = 0x80000000 | (log2P << 16);
|
||||
ram->ctrl |= min(pll.bias_p + log2P, (int)pll.max_p) << 20;
|
||||
if (N2 == M2) {
|
||||
ram->ctrl |= 0x00000100;
|
||||
ram->coef = (N1 << 8) | M1;
|
||||
} else {
|
||||
ram->ctrl |= 0x40000000;
|
||||
ram->coef = (N2 << 24) | (M2 << 16) | (N1 << 8) | M1;
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
int
|
||||
nv40_ram_prog(struct nouveau_fb *pfb)
|
||||
{
|
||||
struct nouveau_bios *bios = nouveau_bios(pfb);
|
||||
struct nv40_ram *ram = (void *)pfb->ram;
|
||||
struct bit_entry M;
|
||||
u32 crtc_mask = 0;
|
||||
u8 sr1[2];
|
||||
int i;
|
||||
|
||||
/* determine which CRTCs are active, fetch VGA_SR1 for each */
|
||||
for (i = 0; i < 2; i++) {
|
||||
u32 vbl = nv_rd32(pfb, 0x600808 + (i * 0x2000));
|
||||
u32 cnt = 0;
|
||||
do {
|
||||
if (vbl != nv_rd32(pfb, 0x600808 + (i * 0x2000))) {
|
||||
nv_wr08(pfb, 0x0c03c4 + (i * 0x2000), 0x01);
|
||||
sr1[i] = nv_rd08(pfb, 0x0c03c5 + (i * 0x2000));
|
||||
if (!(sr1[i] & 0x20))
|
||||
crtc_mask |= (1 << i);
|
||||
break;
|
||||
}
|
||||
udelay(1);
|
||||
} while (cnt++ < 32);
|
||||
}
|
||||
|
||||
/* wait for vblank start on active crtcs, disable memory access */
|
||||
for (i = 0; i < 2; i++) {
|
||||
if (!(crtc_mask & (1 << i)))
|
||||
continue;
|
||||
nv_wait(pfb, 0x600808 + (i * 0x2000), 0x00010000, 0x00000000);
|
||||
nv_wait(pfb, 0x600808 + (i * 0x2000), 0x00010000, 0x00010000);
|
||||
nv_wr08(pfb, 0x0c03c4 + (i * 0x2000), 0x01);
|
||||
nv_wr08(pfb, 0x0c03c5 + (i * 0x2000), sr1[i] | 0x20);
|
||||
}
|
||||
|
||||
/* prepare ram for reclocking */
|
||||
nv_wr32(pfb, 0x1002d4, 0x00000001); /* precharge */
|
||||
nv_wr32(pfb, 0x1002d0, 0x00000001); /* refresh */
|
||||
nv_wr32(pfb, 0x1002d0, 0x00000001); /* refresh */
|
||||
nv_mask(pfb, 0x100210, 0x80000000, 0x00000000); /* no auto refresh */
|
||||
nv_wr32(pfb, 0x1002dc, 0x00000001); /* enable self-refresh */
|
||||
|
||||
/* change the PLL of each memory partition */
|
||||
nv_mask(pfb, 0x00c040, 0x0000c000, 0x00000000);
|
||||
switch (nv_device(pfb)->chipset) {
|
||||
case 0x40:
|
||||
case 0x45:
|
||||
case 0x41:
|
||||
case 0x42:
|
||||
case 0x47:
|
||||
nv_mask(pfb, 0x004044, 0xc0771100, ram->ctrl);
|
||||
nv_mask(pfb, 0x00402c, 0xc0771100, ram->ctrl);
|
||||
nv_wr32(pfb, 0x004048, ram->coef);
|
||||
nv_wr32(pfb, 0x004030, ram->coef);
|
||||
case 0x43:
|
||||
case 0x49:
|
||||
case 0x4b:
|
||||
nv_mask(pfb, 0x004038, 0xc0771100, ram->ctrl);
|
||||
nv_wr32(pfb, 0x00403c, ram->coef);
|
||||
default:
|
||||
nv_mask(pfb, 0x004020, 0xc0771100, ram->ctrl);
|
||||
nv_wr32(pfb, 0x004024, ram->coef);
|
||||
break;
|
||||
}
|
||||
udelay(100);
|
||||
nv_mask(pfb, 0x00c040, 0x0000c000, 0x0000c000);
|
||||
|
||||
/* re-enable normal operation of memory controller */
|
||||
nv_wr32(pfb, 0x1002dc, 0x00000000);
|
||||
nv_mask(pfb, 0x100210, 0x80000000, 0x80000000);
|
||||
udelay(100);
|
||||
|
||||
/* execute memory reset script from vbios */
|
||||
if (!bit_entry(bios, 'M', &M)) {
|
||||
struct nvbios_init init = {
|
||||
.subdev = nv_subdev(pfb),
|
||||
.bios = bios,
|
||||
.offset = nv_ro16(bios, M.offset + 0x00),
|
||||
.execute = 1,
|
||||
};
|
||||
|
||||
nvbios_exec(&init);
|
||||
}
|
||||
|
||||
/* make sure we're in vblank (hopefully the same one as before), and
|
||||
* then re-enable crtc memory access
|
||||
*/
|
||||
for (i = 0; i < 2; i++) {
|
||||
if (!(crtc_mask & (1 << i)))
|
||||
continue;
|
||||
nv_wait(pfb, 0x600808 + (i * 0x2000), 0x00010000, 0x00010000);
|
||||
nv_wr08(pfb, 0x0c03c4 + (i * 0x2000), 0x01);
|
||||
nv_wr08(pfb, 0x0c03c5 + (i * 0x2000), sr1[i]);
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
void
|
||||
nv40_ram_tidy(struct nouveau_fb *pfb)
|
||||
{
|
||||
}
|
||||
|
||||
static int
|
||||
nv40_ram_create(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
@ -30,7 +177,7 @@ nv40_ram_create(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_object **pobject)
|
||||
{
|
||||
struct nouveau_fb *pfb = nouveau_fb(parent);
|
||||
struct nouveau_ram *ram;
|
||||
struct nv40_ram *ram;
|
||||
u32 pbus1218 = nv_rd32(pfb, 0x001218);
|
||||
int ret;
|
||||
|
||||
@ -40,15 +187,18 @@ nv40_ram_create(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
return ret;
|
||||
|
||||
switch (pbus1218 & 0x00000300) {
|
||||
case 0x00000000: ram->type = NV_MEM_TYPE_SDRAM; break;
|
||||
case 0x00000100: ram->type = NV_MEM_TYPE_DDR1; break;
|
||||
case 0x00000200: ram->type = NV_MEM_TYPE_GDDR3; break;
|
||||
case 0x00000300: ram->type = NV_MEM_TYPE_DDR2; break;
|
||||
case 0x00000000: ram->base.type = NV_MEM_TYPE_SDRAM; break;
|
||||
case 0x00000100: ram->base.type = NV_MEM_TYPE_DDR1; break;
|
||||
case 0x00000200: ram->base.type = NV_MEM_TYPE_GDDR3; break;
|
||||
case 0x00000300: ram->base.type = NV_MEM_TYPE_DDR2; break;
|
||||
}
|
||||
|
||||
ram->size = nv_rd32(pfb, 0x10020c) & 0xff000000;
|
||||
ram->parts = (nv_rd32(pfb, 0x100200) & 0x00000003) + 1;
|
||||
ram->tags = nv_rd32(pfb, 0x100320);
|
||||
ram->base.size = nv_rd32(pfb, 0x10020c) & 0xff000000;
|
||||
ram->base.parts = (nv_rd32(pfb, 0x100200) & 0x00000003) + 1;
|
||||
ram->base.tags = nv_rd32(pfb, 0x100320);
|
||||
ram->base.calc = nv40_ram_calc;
|
||||
ram->base.prog = nv40_ram_prog;
|
||||
ram->base.tidy = nv40_ram_tidy;
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
||||
@ -22,7 +22,7 @@
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include "priv.h"
|
||||
#include "nv40.h"
|
||||
|
||||
static int
|
||||
nv41_ram_create(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
@ -30,7 +30,7 @@ nv41_ram_create(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_object **pobject)
|
||||
{
|
||||
struct nouveau_fb *pfb = nouveau_fb(parent);
|
||||
struct nouveau_ram *ram;
|
||||
struct nv40_ram *ram;
|
||||
u32 pfb474 = nv_rd32(pfb, 0x100474);
|
||||
int ret;
|
||||
|
||||
@ -40,15 +40,18 @@ nv41_ram_create(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
return ret;
|
||||
|
||||
if (pfb474 & 0x00000004)
|
||||
ram->type = NV_MEM_TYPE_GDDR3;
|
||||
ram->base.type = NV_MEM_TYPE_GDDR3;
|
||||
if (pfb474 & 0x00000002)
|
||||
ram->type = NV_MEM_TYPE_DDR2;
|
||||
ram->base.type = NV_MEM_TYPE_DDR2;
|
||||
if (pfb474 & 0x00000001)
|
||||
ram->type = NV_MEM_TYPE_DDR1;
|
||||
ram->base.type = NV_MEM_TYPE_DDR1;
|
||||
|
||||
ram->size = nv_rd32(pfb, 0x10020c) & 0xff000000;
|
||||
ram->parts = (nv_rd32(pfb, 0x100200) & 0x00000003) + 1;
|
||||
ram->tags = nv_rd32(pfb, 0x100320);
|
||||
ram->base.size = nv_rd32(pfb, 0x10020c) & 0xff000000;
|
||||
ram->base.parts = (nv_rd32(pfb, 0x100200) & 0x00000003) + 1;
|
||||
ram->base.tags = nv_rd32(pfb, 0x100320);
|
||||
ram->base.calc = nv40_ram_calc;
|
||||
ram->base.prog = nv40_ram_prog;
|
||||
ram->base.tidy = nv40_ram_tidy;
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
||||
@ -22,7 +22,7 @@
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include "priv.h"
|
||||
#include "nv40.h"
|
||||
|
||||
static int
|
||||
nv44_ram_create(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
@ -30,7 +30,7 @@ nv44_ram_create(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_object **pobject)
|
||||
{
|
||||
struct nouveau_fb *pfb = nouveau_fb(parent);
|
||||
struct nouveau_ram *ram;
|
||||
struct nv40_ram *ram;
|
||||
u32 pfb474 = nv_rd32(pfb, 0x100474);
|
||||
int ret;
|
||||
|
||||
@ -40,13 +40,16 @@ nv44_ram_create(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
return ret;
|
||||
|
||||
if (pfb474 & 0x00000004)
|
||||
ram->type = NV_MEM_TYPE_GDDR3;
|
||||
ram->base.type = NV_MEM_TYPE_GDDR3;
|
||||
if (pfb474 & 0x00000002)
|
||||
ram->type = NV_MEM_TYPE_DDR2;
|
||||
ram->base.type = NV_MEM_TYPE_DDR2;
|
||||
if (pfb474 & 0x00000001)
|
||||
ram->type = NV_MEM_TYPE_DDR1;
|
||||
ram->base.type = NV_MEM_TYPE_DDR1;
|
||||
|
||||
ram->size = nv_rd32(pfb, 0x10020c) & 0xff000000;
|
||||
ram->base.size = nv_rd32(pfb, 0x10020c) & 0xff000000;
|
||||
ram->base.calc = nv40_ram_calc;
|
||||
ram->base.prog = nv40_ram_prog;
|
||||
ram->base.tidy = nv40_ram_tidy;
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
||||
@ -22,7 +22,7 @@
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include "priv.h"
|
||||
#include "nv40.h"
|
||||
|
||||
static int
|
||||
nv49_ram_create(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
@ -30,7 +30,7 @@ nv49_ram_create(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_object **pobject)
|
||||
{
|
||||
struct nouveau_fb *pfb = nouveau_fb(parent);
|
||||
struct nouveau_ram *ram;
|
||||
struct nv40_ram *ram;
|
||||
u32 pfb914 = nv_rd32(pfb, 0x100914);
|
||||
int ret;
|
||||
|
||||
@ -40,15 +40,18 @@ nv49_ram_create(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
return ret;
|
||||
|
||||
switch (pfb914 & 0x00000003) {
|
||||
case 0x00000000: ram->type = NV_MEM_TYPE_DDR1; break;
|
||||
case 0x00000001: ram->type = NV_MEM_TYPE_DDR2; break;
|
||||
case 0x00000002: ram->type = NV_MEM_TYPE_GDDR3; break;
|
||||
case 0x00000000: ram->base.type = NV_MEM_TYPE_DDR1; break;
|
||||
case 0x00000001: ram->base.type = NV_MEM_TYPE_DDR2; break;
|
||||
case 0x00000002: ram->base.type = NV_MEM_TYPE_GDDR3; break;
|
||||
case 0x00000003: break;
|
||||
}
|
||||
|
||||
ram->size = nv_rd32(pfb, 0x10020c) & 0xff000000;
|
||||
ram->parts = (nv_rd32(pfb, 0x100200) & 0x00000003) + 1;
|
||||
ram->tags = nv_rd32(pfb, 0x100320);
|
||||
ram->base.size = nv_rd32(pfb, 0x10020c) & 0xff000000;
|
||||
ram->base.parts = (nv_rd32(pfb, 0x100200) & 0x00000003) + 1;
|
||||
ram->base.tags = nv_rd32(pfb, 0x100320);
|
||||
ram->base.calc = nv40_ram_calc;
|
||||
ram->base.prog = nv40_ram_prog;
|
||||
ram->base.tidy = nv40_ram_tidy;
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
||||
@ -23,14 +23,216 @@
|
||||
*/
|
||||
|
||||
#include <subdev/bios.h>
|
||||
#include <subdev/bios/bit.h>
|
||||
#include <subdev/bios/pll.h>
|
||||
#include <subdev/bios/perf.h>
|
||||
#include <subdev/bios/timing.h>
|
||||
#include <subdev/clock/pll.h>
|
||||
#include <subdev/fb.h>
|
||||
|
||||
#include <core/option.h>
|
||||
#include <core/mm.h>
|
||||
|
||||
#include "ramseq.h"
|
||||
|
||||
#include "nv50.h"
|
||||
|
||||
struct nv50_ramseq {
|
||||
struct hwsq base;
|
||||
struct hwsq_reg r_0x002504;
|
||||
struct hwsq_reg r_0x004008;
|
||||
struct hwsq_reg r_0x00400c;
|
||||
struct hwsq_reg r_0x00c040;
|
||||
struct hwsq_reg r_0x100210;
|
||||
struct hwsq_reg r_0x1002d0;
|
||||
struct hwsq_reg r_0x1002d4;
|
||||
struct hwsq_reg r_0x1002dc;
|
||||
struct hwsq_reg r_0x100da0[8];
|
||||
struct hwsq_reg r_0x100e20;
|
||||
struct hwsq_reg r_0x100e24;
|
||||
struct hwsq_reg r_0x611200;
|
||||
struct hwsq_reg r_timing[9];
|
||||
struct hwsq_reg r_mr[4];
|
||||
};
|
||||
|
||||
struct nv50_ram {
|
||||
struct nouveau_ram base;
|
||||
struct nv50_ramseq hwsq;
|
||||
};
|
||||
|
||||
#define QFX5800NVA0 1
|
||||
|
||||
static int
|
||||
nv50_ram_calc(struct nouveau_fb *pfb, u32 freq)
|
||||
{
|
||||
struct nouveau_bios *bios = nouveau_bios(pfb);
|
||||
struct nv50_ram *ram = (void *)pfb->ram;
|
||||
struct nv50_ramseq *hwsq = &ram->hwsq;
|
||||
struct nvbios_perfE perfE;
|
||||
struct nvbios_pll mpll;
|
||||
struct bit_entry M;
|
||||
struct {
|
||||
u32 data;
|
||||
u8 size;
|
||||
} ramcfg, timing;
|
||||
u8 ver, hdr, cnt, strap;
|
||||
u32 data;
|
||||
int N1, M1, N2, M2, P;
|
||||
int ret, i;
|
||||
|
||||
/* lookup closest matching performance table entry for frequency */
|
||||
i = 0;
|
||||
do {
|
||||
ramcfg.data = nvbios_perfEp(bios, i++, &ver, &hdr, &cnt,
|
||||
&ramcfg.size, &perfE);
|
||||
if (!ramcfg.data || (ver < 0x25 || ver >= 0x40) ||
|
||||
(ramcfg.size < 2)) {
|
||||
nv_error(pfb, "invalid/missing perftab entry\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
} while (perfE.memory < freq);
|
||||
|
||||
/* locate specific data set for the attached memory */
|
||||
if (bit_entry(bios, 'M', &M) || M.version != 1 || M.length < 5) {
|
||||
nv_error(pfb, "invalid/missing memory table\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
strap = (nv_rd32(pfb, 0x101000) & 0x0000003c) >> 2;
|
||||
data = nv_ro16(bios, M.offset + 3);
|
||||
if (data)
|
||||
strap = nv_ro08(bios, data + strap);
|
||||
|
||||
if (strap >= cnt) {
|
||||
nv_error(pfb, "invalid ramcfg strap\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
ramcfg.data += hdr + (strap * ramcfg.size);
|
||||
|
||||
/* lookup memory timings, if bios says they're present */
|
||||
strap = nv_ro08(bios, ramcfg.data + 0x01);
|
||||
if (strap != 0xff) {
|
||||
timing.data = nvbios_timing_entry(bios, strap, &ver, &hdr);
|
||||
if (!timing.data || ver != 0x10 || hdr < 0x12) {
|
||||
nv_error(pfb, "invalid/missing timing entry "
|
||||
"%02x %04x %02x %02x\n",
|
||||
strap, timing.data, ver, hdr);
|
||||
return -EINVAL;
|
||||
}
|
||||
} else {
|
||||
timing.data = 0;
|
||||
}
|
||||
|
||||
ret = ram_init(hwsq, nv_subdev(pfb));
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
ram_wait(hwsq, 0x01, 0x00); /* wait for !vblank */
|
||||
ram_wait(hwsq, 0x01, 0x01); /* wait for vblank */
|
||||
ram_wr32(hwsq, 0x611200, 0x00003300);
|
||||
ram_wr32(hwsq, 0x002504, 0x00000001); /* block fifo */
|
||||
ram_nsec(hwsq, 8000);
|
||||
ram_setf(hwsq, 0x10, 0x00); /* disable fb */
|
||||
ram_wait(hwsq, 0x00, 0x01); /* wait for fb disabled */
|
||||
|
||||
ram_wr32(hwsq, 0x1002d4, 0x00000001); /* precharge */
|
||||
ram_wr32(hwsq, 0x1002d0, 0x00000001); /* refresh */
|
||||
ram_wr32(hwsq, 0x1002d0, 0x00000001); /* refresh */
|
||||
ram_wr32(hwsq, 0x100210, 0x00000000); /* disable auto-refresh */
|
||||
ram_wr32(hwsq, 0x1002dc, 0x00000001); /* enable self-refresh */
|
||||
|
||||
ret = nvbios_pll_parse(bios, 0x004008, &mpll);
|
||||
mpll.vco2.max_freq = 0;
|
||||
if (ret == 0) {
|
||||
ret = nv04_pll_calc(nv_subdev(pfb), &mpll, freq,
|
||||
&N1, &M1, &N2, &M2, &P);
|
||||
if (ret == 0)
|
||||
ret = -EINVAL;
|
||||
}
|
||||
|
||||
if (ret < 0)
|
||||
return ret;
|
||||
|
||||
ram_mask(hwsq, 0x00c040, 0xc000c000, 0x0000c000);
|
||||
ram_mask(hwsq, 0x004008, 0x00000200, 0x00000200);
|
||||
ram_mask(hwsq, 0x00400c, 0x0000ffff, (N1 << 8) | M1);
|
||||
ram_mask(hwsq, 0x004008, 0x81ff0000, 0x80000000 | (mpll.bias_p << 19) |
|
||||
(P << 22) | (P << 16));
|
||||
#if QFX5800NVA0
|
||||
for (i = 0; i < 8; i++)
|
||||
ram_mask(hwsq, 0x100da0[i], 0x00000000, 0x00000000); /*XXX*/
|
||||
#endif
|
||||
ram_nsec(hwsq, 96000); /*XXX*/
|
||||
ram_mask(hwsq, 0x004008, 0x00002200, 0x00002000);
|
||||
|
||||
ram_wr32(hwsq, 0x1002dc, 0x00000000); /* disable self-refresh */
|
||||
ram_wr32(hwsq, 0x100210, 0x80000000); /* enable auto-refresh */
|
||||
|
||||
ram_nsec(hwsq, 12000);
|
||||
|
||||
switch (ram->base.type) {
|
||||
case NV_MEM_TYPE_DDR2:
|
||||
ram_nuke(hwsq, mr[0]); /* force update */
|
||||
ram_mask(hwsq, mr[0], 0x000, 0x000);
|
||||
break;
|
||||
case NV_MEM_TYPE_GDDR3:
|
||||
ram_mask(hwsq, mr[2], 0x000, 0x000);
|
||||
ram_nuke(hwsq, mr[0]); /* force update */
|
||||
ram_mask(hwsq, mr[0], 0x000, 0x000);
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
|
||||
ram_mask(hwsq, timing[3], 0x00000000, 0x00000000); /*XXX*/
|
||||
ram_mask(hwsq, timing[1], 0x00000000, 0x00000000); /*XXX*/
|
||||
ram_mask(hwsq, timing[6], 0x00000000, 0x00000000); /*XXX*/
|
||||
ram_mask(hwsq, timing[7], 0x00000000, 0x00000000); /*XXX*/
|
||||
ram_mask(hwsq, timing[8], 0x00000000, 0x00000000); /*XXX*/
|
||||
ram_mask(hwsq, timing[0], 0x00000000, 0x00000000); /*XXX*/
|
||||
ram_mask(hwsq, timing[2], 0x00000000, 0x00000000); /*XXX*/
|
||||
ram_mask(hwsq, timing[4], 0x00000000, 0x00000000); /*XXX*/
|
||||
ram_mask(hwsq, timing[5], 0x00000000, 0x00000000); /*XXX*/
|
||||
|
||||
ram_mask(hwsq, timing[0], 0x00000000, 0x00000000); /*XXX*/
|
||||
|
||||
#if QFX5800NVA0
|
||||
ram_nuke(hwsq, 0x100e24);
|
||||
ram_mask(hwsq, 0x100e24, 0x00000000, 0x00000000);
|
||||
ram_nuke(hwsq, 0x100e20);
|
||||
ram_mask(hwsq, 0x100e20, 0x00000000, 0x00000000);
|
||||
#endif
|
||||
|
||||
ram_mask(hwsq, mr[0], 0x100, 0x100);
|
||||
ram_mask(hwsq, mr[0], 0x100, 0x000);
|
||||
|
||||
ram_setf(hwsq, 0x10, 0x01); /* enable fb */
|
||||
ram_wait(hwsq, 0x00, 0x00); /* wait for fb enabled */
|
||||
ram_wr32(hwsq, 0x611200, 0x00003330);
|
||||
ram_wr32(hwsq, 0x002504, 0x00000000); /* un-block fifo */
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
nv50_ram_prog(struct nouveau_fb *pfb)
|
||||
{
|
||||
struct nouveau_device *device = nv_device(pfb);
|
||||
struct nv50_ram *ram = (void *)pfb->ram;
|
||||
struct nv50_ramseq *hwsq = &ram->hwsq;
|
||||
|
||||
ram_exec(hwsq, nouveau_boolopt(device->cfgopt, "NvMemExec", false));
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
nv50_ram_tidy(struct nouveau_fb *pfb)
|
||||
{
|
||||
struct nv50_ram *ram = (void *)pfb->ram;
|
||||
struct nv50_ramseq *hwsq = &ram->hwsq;
|
||||
ram_exec(hwsq, false);
|
||||
}
|
||||
|
||||
void
|
||||
__nv50_ram_put(struct nouveau_fb *pfb, struct nouveau_mem *mem)
|
||||
{
|
||||
@ -218,13 +420,54 @@ nv50_ram_ctor(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_object **pobject)
|
||||
{
|
||||
struct nv50_ram *ram;
|
||||
int ret;
|
||||
int ret, i;
|
||||
|
||||
ret = nv50_ram_create(parent, engine, oclass, &ram);
|
||||
*pobject = nv_object(ram);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
switch (ram->base.type) {
|
||||
case NV_MEM_TYPE_DDR2:
|
||||
case NV_MEM_TYPE_GDDR3:
|
||||
ram->base.calc = nv50_ram_calc;
|
||||
ram->base.prog = nv50_ram_prog;
|
||||
ram->base.tidy = nv50_ram_tidy;
|
||||
break;
|
||||
default:
|
||||
nv_warn(ram, "reclocking of this ram type unsupported\n");
|
||||
return 0;
|
||||
}
|
||||
|
||||
ram->hwsq.r_0x002504 = hwsq_reg(0x002504);
|
||||
ram->hwsq.r_0x00c040 = hwsq_reg(0x00c040);
|
||||
ram->hwsq.r_0x004008 = hwsq_reg(0x004008);
|
||||
ram->hwsq.r_0x00400c = hwsq_reg(0x00400c);
|
||||
ram->hwsq.r_0x100210 = hwsq_reg(0x100210);
|
||||
ram->hwsq.r_0x1002d0 = hwsq_reg(0x1002d0);
|
||||
ram->hwsq.r_0x1002d4 = hwsq_reg(0x1002d4);
|
||||
ram->hwsq.r_0x1002dc = hwsq_reg(0x1002dc);
|
||||
for (i = 0; i < 8; i++)
|
||||
ram->hwsq.r_0x100da0[i] = hwsq_reg(0x100da0 + (i * 0x04));
|
||||
ram->hwsq.r_0x100e20 = hwsq_reg(0x100e20);
|
||||
ram->hwsq.r_0x100e24 = hwsq_reg(0x100e24);
|
||||
ram->hwsq.r_0x611200 = hwsq_reg(0x611200);
|
||||
|
||||
for (i = 0; i < 9; i++)
|
||||
ram->hwsq.r_timing[i] = hwsq_reg(0x100220 + (i * 0x04));
|
||||
|
||||
if (ram->base.ranks > 1) {
|
||||
ram->hwsq.r_mr[0] = hwsq_reg2(0x1002c0, 0x1002c8);
|
||||
ram->hwsq.r_mr[1] = hwsq_reg2(0x1002c4, 0x1002cc);
|
||||
ram->hwsq.r_mr[2] = hwsq_reg2(0x1002e0, 0x1002e8);
|
||||
ram->hwsq.r_mr[3] = hwsq_reg2(0x1002e4, 0x1002ec);
|
||||
} else {
|
||||
ram->hwsq.r_mr[0] = hwsq_reg(0x1002c0);
|
||||
ram->hwsq.r_mr[1] = hwsq_reg(0x1002c4);
|
||||
ram->hwsq.r_mr[2] = hwsq_reg(0x1002e0);
|
||||
ram->hwsq.r_mr[3] = hwsq_reg(0x1002e4);
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
||||
@ -22,25 +22,417 @@
|
||||
* Authors: Ben Skeggs
|
||||
*/
|
||||
|
||||
#include <subdev/bios.h>
|
||||
#include <subdev/bios/bit.h>
|
||||
#include <subdev/bios/pll.h>
|
||||
#include <subdev/bios/rammap.h>
|
||||
#include <subdev/bios/timing.h>
|
||||
|
||||
#include <subdev/clock/nva3.h>
|
||||
#include <subdev/clock/pll.h>
|
||||
|
||||
#include <core/option.h>
|
||||
|
||||
#include "ramfuc.h"
|
||||
|
||||
#include "nv50.h"
|
||||
|
||||
struct nva3_ramfuc {
|
||||
struct ramfuc base;
|
||||
struct ramfuc_reg r_0x004000;
|
||||
struct ramfuc_reg r_0x004004;
|
||||
struct ramfuc_reg r_0x004018;
|
||||
struct ramfuc_reg r_0x004128;
|
||||
struct ramfuc_reg r_0x004168;
|
||||
struct ramfuc_reg r_0x100200;
|
||||
struct ramfuc_reg r_0x100210;
|
||||
struct ramfuc_reg r_0x100220[9];
|
||||
struct ramfuc_reg r_0x1002d0;
|
||||
struct ramfuc_reg r_0x1002d4;
|
||||
struct ramfuc_reg r_0x1002dc;
|
||||
struct ramfuc_reg r_0x10053c;
|
||||
struct ramfuc_reg r_0x1005a0;
|
||||
struct ramfuc_reg r_0x1005a4;
|
||||
struct ramfuc_reg r_0x100714;
|
||||
struct ramfuc_reg r_0x100718;
|
||||
struct ramfuc_reg r_0x10071c;
|
||||
struct ramfuc_reg r_0x100760;
|
||||
struct ramfuc_reg r_0x1007a0;
|
||||
struct ramfuc_reg r_0x1007e0;
|
||||
struct ramfuc_reg r_0x10f804;
|
||||
struct ramfuc_reg r_0x1110e0;
|
||||
struct ramfuc_reg r_0x111100;
|
||||
struct ramfuc_reg r_0x111104;
|
||||
struct ramfuc_reg r_0x611200;
|
||||
struct ramfuc_reg r_mr[4];
|
||||
};
|
||||
|
||||
struct nva3_ram {
|
||||
struct nouveau_ram base;
|
||||
struct nva3_ramfuc fuc;
|
||||
};
|
||||
|
||||
static int
|
||||
nva3_ram_calc(struct nouveau_fb *pfb, u32 freq)
|
||||
{
|
||||
struct nouveau_bios *bios = nouveau_bios(pfb);
|
||||
struct nva3_ram *ram = (void *)pfb->ram;
|
||||
struct nva3_ramfuc *fuc = &ram->fuc;
|
||||
struct nva3_clock_info mclk;
|
||||
struct bit_entry M;
|
||||
u8 ver, cnt, strap;
|
||||
u32 data;
|
||||
struct {
|
||||
u32 data;
|
||||
u8 size;
|
||||
} rammap, ramcfg, timing;
|
||||
u32 r004018, r100760, ctrl;
|
||||
u32 unk714, unk718, unk71c;
|
||||
int ret;
|
||||
|
||||
/* lookup memory config data relevant to the target frequency */
|
||||
rammap.data = nvbios_rammap_match(bios, freq / 1000, &ver, &rammap.size,
|
||||
&cnt, &ramcfg.size);
|
||||
if (!rammap.data || ver != 0x10 || rammap.size < 0x0e) {
|
||||
nv_error(pfb, "invalid/missing rammap entry\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
/* locate specific data set for the attached memory */
|
||||
if (bit_entry(bios, 'M', &M) || M.version != 2 || M.length < 3) {
|
||||
nv_error(pfb, "invalid/missing memory table\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
strap = (nv_rd32(pfb, 0x101000) & 0x0000003c) >> 2;
|
||||
data = nv_ro16(bios, M.offset + 1);
|
||||
if (data)
|
||||
strap = nv_ro08(bios, data + strap);
|
||||
|
||||
if (strap >= cnt) {
|
||||
nv_error(pfb, "invalid ramcfg strap\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
ramcfg.data = rammap.data + rammap.size + (strap * ramcfg.size);
|
||||
if (!ramcfg.data || ver != 0x10 || ramcfg.size < 0x0e) {
|
||||
nv_error(pfb, "invalid/missing ramcfg entry\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
/* lookup memory timings, if bios says they're present */
|
||||
strap = nv_ro08(bios, ramcfg.data + 0x01);
|
||||
if (strap != 0xff) {
|
||||
timing.data = nvbios_timing_entry(bios, strap, &ver,
|
||||
&timing.size);
|
||||
if (!timing.data || ver != 0x10 || timing.size < 0x19) {
|
||||
nv_error(pfb, "invalid/missing timing entry\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
} else {
|
||||
timing.data = 0;
|
||||
}
|
||||
|
||||
ret = nva3_clock_info(nouveau_clock(pfb), 0x12, 0x4000, freq, &mclk);
|
||||
if (ret < 0) {
|
||||
nv_error(pfb, "failed mclk calculation\n");
|
||||
return ret;
|
||||
}
|
||||
|
||||
ret = ram_init(fuc, pfb);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
/* XXX: where the fuck does 750MHz come from? */
|
||||
if (freq <= 750000) {
|
||||
r004018 = 0x10000000;
|
||||
r100760 = 0x22222222;
|
||||
} else {
|
||||
r004018 = 0x00000000;
|
||||
r100760 = 0x00000000;
|
||||
}
|
||||
|
||||
ctrl = ram_rd32(fuc, 0x004000);
|
||||
if (ctrl & 0x00000008) {
|
||||
if (mclk.pll) {
|
||||
ram_mask(fuc, 0x004128, 0x00000101, 0x00000101);
|
||||
ram_wr32(fuc, 0x004004, mclk.pll);
|
||||
ram_wr32(fuc, 0x004000, (ctrl |= 0x00000001));
|
||||
ram_wr32(fuc, 0x004000, (ctrl &= 0xffffffef));
|
||||
ram_wait(fuc, 0x004000, 0x00020000, 0x00020000, 64000);
|
||||
ram_wr32(fuc, 0x004000, (ctrl |= 0x00000010));
|
||||
ram_wr32(fuc, 0x004018, 0x00005000 | r004018);
|
||||
ram_wr32(fuc, 0x004000, (ctrl |= 0x00000004));
|
||||
}
|
||||
} else {
|
||||
u32 ssel = 0x00000101;
|
||||
if (mclk.clk)
|
||||
ssel |= mclk.clk;
|
||||
else
|
||||
ssel |= 0x00080000; /* 324MHz, shouldn't matter... */
|
||||
ram_mask(fuc, 0x004168, 0x003f3141, ctrl);
|
||||
}
|
||||
|
||||
if ( (nv_ro08(bios, ramcfg.data + 0x02) & 0x10)) {
|
||||
ram_mask(fuc, 0x111104, 0x00000600, 0x00000000);
|
||||
} else {
|
||||
ram_mask(fuc, 0x111100, 0x40000000, 0x40000000);
|
||||
ram_mask(fuc, 0x111104, 0x00000180, 0x00000000);
|
||||
}
|
||||
|
||||
if (!(nv_ro08(bios, rammap.data + 0x04) & 0x02))
|
||||
ram_mask(fuc, 0x100200, 0x00000800, 0x00000000);
|
||||
ram_wr32(fuc, 0x611200, 0x00003300);
|
||||
if (!(nv_ro08(bios, ramcfg.data + 0x02) & 0x10))
|
||||
ram_wr32(fuc, 0x111100, 0x4c020000); /*XXX*/
|
||||
|
||||
ram_wr32(fuc, 0x1002d4, 0x00000001);
|
||||
ram_wr32(fuc, 0x1002d0, 0x00000001);
|
||||
ram_wr32(fuc, 0x1002d0, 0x00000001);
|
||||
ram_wr32(fuc, 0x100210, 0x00000000);
|
||||
ram_wr32(fuc, 0x1002dc, 0x00000001);
|
||||
ram_nsec(fuc, 2000);
|
||||
|
||||
ctrl = ram_rd32(fuc, 0x004000);
|
||||
if (!(ctrl & 0x00000008) && mclk.pll) {
|
||||
ram_wr32(fuc, 0x004000, (ctrl |= 0x00000008));
|
||||
ram_mask(fuc, 0x1110e0, 0x00088000, 0x00088000);
|
||||
ram_wr32(fuc, 0x004018, 0x00001000);
|
||||
ram_wr32(fuc, 0x004000, (ctrl &= ~0x00000001));
|
||||
ram_wr32(fuc, 0x004004, mclk.pll);
|
||||
ram_wr32(fuc, 0x004000, (ctrl |= 0x00000001));
|
||||
udelay(64);
|
||||
ram_wr32(fuc, 0x004018, 0x00005000 | r004018);
|
||||
udelay(20);
|
||||
} else
|
||||
if (!mclk.pll) {
|
||||
ram_mask(fuc, 0x004168, 0x003f3040, mclk.clk);
|
||||
ram_wr32(fuc, 0x004000, (ctrl |= 0x00000008));
|
||||
ram_mask(fuc, 0x1110e0, 0x00088000, 0x00088000);
|
||||
ram_wr32(fuc, 0x004018, 0x0000d000 | r004018);
|
||||
}
|
||||
|
||||
if ( (nv_ro08(bios, rammap.data + 0x04) & 0x08)) {
|
||||
u32 unk5a0 = (nv_ro16(bios, ramcfg.data + 0x05) << 8) |
|
||||
nv_ro08(bios, ramcfg.data + 0x05);
|
||||
u32 unk5a4 = (nv_ro16(bios, ramcfg.data + 0x07));
|
||||
u32 unk804 = (nv_ro08(bios, ramcfg.data + 0x09) & 0xf0) << 16 |
|
||||
(nv_ro08(bios, ramcfg.data + 0x03) & 0x0f) << 16 |
|
||||
(nv_ro08(bios, ramcfg.data + 0x09) & 0x0f) |
|
||||
0x80000000;
|
||||
ram_wr32(fuc, 0x1005a0, unk5a0);
|
||||
ram_wr32(fuc, 0x1005a4, unk5a4);
|
||||
ram_wr32(fuc, 0x10f804, unk804);
|
||||
ram_mask(fuc, 0x10053c, 0x00001000, 0x00000000);
|
||||
} else {
|
||||
ram_mask(fuc, 0x10053c, 0x00001000, 0x00001000);
|
||||
ram_mask(fuc, 0x10f804, 0x80000000, 0x00000000);
|
||||
ram_mask(fuc, 0x100760, 0x22222222, r100760);
|
||||
ram_mask(fuc, 0x1007a0, 0x22222222, r100760);
|
||||
ram_mask(fuc, 0x1007e0, 0x22222222, r100760);
|
||||
}
|
||||
|
||||
if (mclk.pll) {
|
||||
ram_mask(fuc, 0x1110e0, 0x00088000, 0x00011000);
|
||||
ram_wr32(fuc, 0x004000, (ctrl &= ~0x00000008));
|
||||
}
|
||||
|
||||
/*XXX: LEAVE */
|
||||
ram_wr32(fuc, 0x1002dc, 0x00000000);
|
||||
ram_wr32(fuc, 0x1002d4, 0x00000001);
|
||||
ram_wr32(fuc, 0x100210, 0x80000000);
|
||||
ram_nsec(fuc, 1000);
|
||||
ram_nsec(fuc, 1000);
|
||||
|
||||
ram_mask(fuc, mr[2], 0x00000000, 0x00000000);
|
||||
ram_nsec(fuc, 1000);
|
||||
ram_nuke(fuc, mr[0]);
|
||||
ram_mask(fuc, mr[0], 0x00000000, 0x00000000);
|
||||
ram_nsec(fuc, 1000);
|
||||
|
||||
ram_mask(fuc, 0x100220[3], 0x00000000, 0x00000000);
|
||||
ram_mask(fuc, 0x100220[1], 0x00000000, 0x00000000);
|
||||
ram_mask(fuc, 0x100220[6], 0x00000000, 0x00000000);
|
||||
ram_mask(fuc, 0x100220[7], 0x00000000, 0x00000000);
|
||||
ram_mask(fuc, 0x100220[2], 0x00000000, 0x00000000);
|
||||
ram_mask(fuc, 0x100220[4], 0x00000000, 0x00000000);
|
||||
ram_mask(fuc, 0x100220[5], 0x00000000, 0x00000000);
|
||||
ram_mask(fuc, 0x100220[0], 0x00000000, 0x00000000);
|
||||
ram_mask(fuc, 0x100220[8], 0x00000000, 0x00000000);
|
||||
|
||||
data = (nv_ro08(bios, ramcfg.data + 0x02) & 0x08) ? 0x00000000 : 0x00001000;
|
||||
ram_mask(fuc, 0x100200, 0x00001000, data);
|
||||
|
||||
unk714 = ram_rd32(fuc, 0x100714) & ~0xf0000010;
|
||||
unk718 = ram_rd32(fuc, 0x100718) & ~0x00000100;
|
||||
unk71c = ram_rd32(fuc, 0x10071c) & ~0x00000100;
|
||||
if ( (nv_ro08(bios, ramcfg.data + 0x02) & 0x20))
|
||||
unk714 |= 0xf0000000;
|
||||
if (!(nv_ro08(bios, ramcfg.data + 0x02) & 0x04))
|
||||
unk714 |= 0x00000010;
|
||||
ram_wr32(fuc, 0x100714, unk714);
|
||||
|
||||
if (nv_ro08(bios, ramcfg.data + 0x02) & 0x01)
|
||||
unk71c |= 0x00000100;
|
||||
ram_wr32(fuc, 0x10071c, unk71c);
|
||||
|
||||
if (nv_ro08(bios, ramcfg.data + 0x02) & 0x02)
|
||||
unk718 |= 0x00000100;
|
||||
ram_wr32(fuc, 0x100718, unk718);
|
||||
|
||||
if (nv_ro08(bios, ramcfg.data + 0x02) & 0x10)
|
||||
ram_wr32(fuc, 0x111100, 0x48000000); /*XXX*/
|
||||
|
||||
ram_mask(fuc, mr[0], 0x100, 0x100);
|
||||
ram_nsec(fuc, 1000);
|
||||
ram_mask(fuc, mr[0], 0x100, 0x000);
|
||||
ram_nsec(fuc, 1000);
|
||||
|
||||
ram_nsec(fuc, 2000);
|
||||
ram_nsec(fuc, 12000);
|
||||
|
||||
ram_wr32(fuc, 0x611200, 0x00003330);
|
||||
if ( (nv_ro08(bios, rammap.data + 0x04) & 0x02))
|
||||
ram_mask(fuc, 0x100200, 0x00000800, 0x00000800);
|
||||
if ( (nv_ro08(bios, ramcfg.data + 0x02) & 0x10)) {
|
||||
ram_mask(fuc, 0x111104, 0x00000180, 0x00000180);
|
||||
ram_mask(fuc, 0x111100, 0x40000000, 0x00000000);
|
||||
} else {
|
||||
ram_mask(fuc, 0x111104, 0x00000600, 0x00000600);
|
||||
}
|
||||
|
||||
if (mclk.pll) {
|
||||
ram_mask(fuc, 0x004168, 0x00000001, 0x00000000);
|
||||
ram_mask(fuc, 0x004168, 0x00000100, 0x00000000);
|
||||
} else {
|
||||
ram_mask(fuc, 0x004000, 0x00000001, 0x00000000);
|
||||
ram_mask(fuc, 0x004128, 0x00000001, 0x00000000);
|
||||
ram_mask(fuc, 0x004128, 0x00000100, 0x00000000);
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
nva3_ram_prog(struct nouveau_fb *pfb)
|
||||
{
|
||||
struct nouveau_device *device = nv_device(pfb);
|
||||
struct nva3_ram *ram = (void *)pfb->ram;
|
||||
struct nva3_ramfuc *fuc = &ram->fuc;
|
||||
ram_exec(fuc, nouveau_boolopt(device->cfgopt, "NvMemExec", false));
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
nva3_ram_tidy(struct nouveau_fb *pfb)
|
||||
{
|
||||
struct nva3_ram *ram = (void *)pfb->ram;
|
||||
struct nva3_ramfuc *fuc = &ram->fuc;
|
||||
ram_exec(fuc, false);
|
||||
}
|
||||
|
||||
static int
|
||||
nva3_ram_init(struct nouveau_object *object)
|
||||
{
|
||||
struct nouveau_fb *pfb = (void *)object->parent;
|
||||
struct nva3_ram *ram = (void *)object;
|
||||
int ret, i;
|
||||
|
||||
ret = nouveau_ram_init(&ram->base);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
/* prepare for ddr link training, and load training patterns */
|
||||
switch (ram->base.type) {
|
||||
case NV_MEM_TYPE_DDR3: {
|
||||
static const u32 pattern[16] = {
|
||||
0xaaaaaaaa, 0xcccccccc, 0xdddddddd, 0xeeeeeeee,
|
||||
0x00000000, 0x11111111, 0x44444444, 0xdddddddd,
|
||||
0x33333333, 0x55555555, 0x77777777, 0x66666666,
|
||||
0x99999999, 0x88888888, 0xeeeeeeee, 0xbbbbbbbb,
|
||||
};
|
||||
|
||||
nv_wr32(pfb, 0x100538, 0x10001ff6); /*XXX*/
|
||||
nv_wr32(pfb, 0x1005a8, 0x0000ffff);
|
||||
nv_mask(pfb, 0x10f800, 0x00000001, 0x00000001);
|
||||
for (i = 0; i < 0x30; i++) {
|
||||
nv_wr32(pfb, 0x10f8c0, (i << 8) | i);
|
||||
nv_wr32(pfb, 0x10f8e0, (i << 8) | i);
|
||||
nv_wr32(pfb, 0x10f900, pattern[i % 16]);
|
||||
nv_wr32(pfb, 0x10f920, pattern[i % 16]);
|
||||
}
|
||||
}
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
nva3_ram_ctor(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, void *data, u32 datasize,
|
||||
struct nouveau_object **pobject)
|
||||
{
|
||||
struct nva3_ram *ram;
|
||||
int ret;
|
||||
int ret, i;
|
||||
|
||||
ret = nv50_ram_create(parent, engine, oclass, &ram);
|
||||
*pobject = nv_object(ram);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
switch (ram->base.type) {
|
||||
case NV_MEM_TYPE_DDR3:
|
||||
ram->base.calc = nva3_ram_calc;
|
||||
ram->base.prog = nva3_ram_prog;
|
||||
ram->base.tidy = nva3_ram_tidy;
|
||||
break;
|
||||
default:
|
||||
nv_warn(ram, "reclocking of this ram type unsupported\n");
|
||||
return 0;
|
||||
}
|
||||
|
||||
ram->fuc.r_0x004000 = ramfuc_reg(0x004000);
|
||||
ram->fuc.r_0x004004 = ramfuc_reg(0x004004);
|
||||
ram->fuc.r_0x004018 = ramfuc_reg(0x004018);
|
||||
ram->fuc.r_0x004128 = ramfuc_reg(0x004128);
|
||||
ram->fuc.r_0x004168 = ramfuc_reg(0x004168);
|
||||
ram->fuc.r_0x100200 = ramfuc_reg(0x100200);
|
||||
ram->fuc.r_0x100210 = ramfuc_reg(0x100210);
|
||||
for (i = 0; i < 9; i++)
|
||||
ram->fuc.r_0x100220[i] = ramfuc_reg(0x100220 + (i * 4));
|
||||
ram->fuc.r_0x1002d0 = ramfuc_reg(0x1002d0);
|
||||
ram->fuc.r_0x1002d4 = ramfuc_reg(0x1002d4);
|
||||
ram->fuc.r_0x1002dc = ramfuc_reg(0x1002dc);
|
||||
ram->fuc.r_0x10053c = ramfuc_reg(0x10053c);
|
||||
ram->fuc.r_0x1005a0 = ramfuc_reg(0x1005a0);
|
||||
ram->fuc.r_0x1005a4 = ramfuc_reg(0x1005a4);
|
||||
ram->fuc.r_0x100714 = ramfuc_reg(0x100714);
|
||||
ram->fuc.r_0x100718 = ramfuc_reg(0x100718);
|
||||
ram->fuc.r_0x10071c = ramfuc_reg(0x10071c);
|
||||
ram->fuc.r_0x100760 = ramfuc_reg(0x100760);
|
||||
ram->fuc.r_0x1007a0 = ramfuc_reg(0x1007a0);
|
||||
ram->fuc.r_0x1007e0 = ramfuc_reg(0x1007e0);
|
||||
ram->fuc.r_0x10f804 = ramfuc_reg(0x10f804);
|
||||
ram->fuc.r_0x1110e0 = ramfuc_reg(0x1110e0);
|
||||
ram->fuc.r_0x111100 = ramfuc_reg(0x111100);
|
||||
ram->fuc.r_0x111104 = ramfuc_reg(0x111104);
|
||||
ram->fuc.r_0x611200 = ramfuc_reg(0x611200);
|
||||
|
||||
if (ram->base.ranks > 1) {
|
||||
ram->fuc.r_mr[0] = ramfuc_reg2(0x1002c0, 0x1002c8);
|
||||
ram->fuc.r_mr[1] = ramfuc_reg2(0x1002c4, 0x1002cc);
|
||||
ram->fuc.r_mr[2] = ramfuc_reg2(0x1002e0, 0x1002e8);
|
||||
ram->fuc.r_mr[3] = ramfuc_reg2(0x1002e4, 0x1002ec);
|
||||
} else {
|
||||
ram->fuc.r_mr[0] = ramfuc_reg(0x1002c0);
|
||||
ram->fuc.r_mr[1] = ramfuc_reg(0x1002c4);
|
||||
ram->fuc.r_mr[2] = ramfuc_reg(0x1002e0);
|
||||
ram->fuc.r_mr[3] = ramfuc_reg(0x1002e4);
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
@ -49,7 +441,7 @@ nva3_ram_oclass = {
|
||||
.ofuncs = &(struct nouveau_ofuncs) {
|
||||
.ctor = nva3_ram_ctor,
|
||||
.dtor = _nouveau_ram_dtor,
|
||||
.init = _nouveau_ram_init,
|
||||
.init = nva3_ram_init,
|
||||
.fini = _nouveau_ram_fini,
|
||||
},
|
||||
};
|
||||
|
||||
@ -23,10 +23,414 @@
|
||||
*/
|
||||
|
||||
#include <subdev/bios.h>
|
||||
#include <subdev/bios/bit.h>
|
||||
#include <subdev/bios/pll.h>
|
||||
#include <subdev/bios/rammap.h>
|
||||
#include <subdev/bios/timing.h>
|
||||
#include <subdev/ltcg.h>
|
||||
|
||||
#include "priv.h"
|
||||
#include "nv50.h"
|
||||
#include <subdev/clock.h>
|
||||
#include <subdev/clock/pll.h>
|
||||
|
||||
#include <core/option.h>
|
||||
|
||||
#include "ramfuc.h"
|
||||
|
||||
#include "nvc0.h"
|
||||
|
||||
struct nvc0_ramfuc {
|
||||
struct ramfuc base;
|
||||
|
||||
struct ramfuc_reg r_0x10fe20;
|
||||
struct ramfuc_reg r_0x10fe24;
|
||||
struct ramfuc_reg r_0x137320;
|
||||
struct ramfuc_reg r_0x137330;
|
||||
|
||||
struct ramfuc_reg r_0x132000;
|
||||
struct ramfuc_reg r_0x132004;
|
||||
struct ramfuc_reg r_0x132100;
|
||||
|
||||
struct ramfuc_reg r_0x137390;
|
||||
|
||||
struct ramfuc_reg r_0x10f290;
|
||||
struct ramfuc_reg r_0x10f294;
|
||||
struct ramfuc_reg r_0x10f298;
|
||||
struct ramfuc_reg r_0x10f29c;
|
||||
struct ramfuc_reg r_0x10f2a0;
|
||||
|
||||
struct ramfuc_reg r_0x10f300;
|
||||
struct ramfuc_reg r_0x10f338;
|
||||
struct ramfuc_reg r_0x10f340;
|
||||
struct ramfuc_reg r_0x10f344;
|
||||
struct ramfuc_reg r_0x10f348;
|
||||
|
||||
struct ramfuc_reg r_0x10f910;
|
||||
struct ramfuc_reg r_0x10f914;
|
||||
|
||||
struct ramfuc_reg r_0x100b0c;
|
||||
struct ramfuc_reg r_0x10f050;
|
||||
struct ramfuc_reg r_0x10f090;
|
||||
struct ramfuc_reg r_0x10f200;
|
||||
struct ramfuc_reg r_0x10f210;
|
||||
struct ramfuc_reg r_0x10f310;
|
||||
struct ramfuc_reg r_0x10f314;
|
||||
struct ramfuc_reg r_0x10f610;
|
||||
struct ramfuc_reg r_0x10f614;
|
||||
struct ramfuc_reg r_0x10f800;
|
||||
struct ramfuc_reg r_0x10f808;
|
||||
struct ramfuc_reg r_0x10f824;
|
||||
struct ramfuc_reg r_0x10f830;
|
||||
struct ramfuc_reg r_0x10f988;
|
||||
struct ramfuc_reg r_0x10f98c;
|
||||
struct ramfuc_reg r_0x10f990;
|
||||
struct ramfuc_reg r_0x10f998;
|
||||
struct ramfuc_reg r_0x10f9b0;
|
||||
struct ramfuc_reg r_0x10f9b4;
|
||||
struct ramfuc_reg r_0x10fb04;
|
||||
struct ramfuc_reg r_0x10fb08;
|
||||
struct ramfuc_reg r_0x137300;
|
||||
struct ramfuc_reg r_0x137310;
|
||||
struct ramfuc_reg r_0x137360;
|
||||
struct ramfuc_reg r_0x1373ec;
|
||||
struct ramfuc_reg r_0x1373f0;
|
||||
struct ramfuc_reg r_0x1373f8;
|
||||
|
||||
struct ramfuc_reg r_0x61c140;
|
||||
struct ramfuc_reg r_0x611200;
|
||||
|
||||
struct ramfuc_reg r_0x13d8f4;
|
||||
};
|
||||
|
||||
struct nvc0_ram {
|
||||
struct nouveau_ram base;
|
||||
struct nvc0_ramfuc fuc;
|
||||
struct nvbios_pll refpll;
|
||||
struct nvbios_pll mempll;
|
||||
};
|
||||
|
||||
static void
|
||||
nvc0_ram_train(struct nvc0_ramfuc *fuc, u32 magic)
|
||||
{
|
||||
struct nvc0_ram *ram = container_of(fuc, typeof(*ram), fuc);
|
||||
struct nouveau_fb *pfb = nouveau_fb(ram);
|
||||
u32 part = nv_rd32(pfb, 0x022438), i;
|
||||
u32 mask = nv_rd32(pfb, 0x022554);
|
||||
u32 addr = 0x110974;
|
||||
|
||||
ram_wr32(fuc, 0x10f910, magic);
|
||||
ram_wr32(fuc, 0x10f914, magic);
|
||||
|
||||
for (i = 0; (magic & 0x80000000) && i < part; addr += 0x1000, i++) {
|
||||
if (mask & (1 << i))
|
||||
continue;
|
||||
ram_wait(fuc, addr, 0x0000000f, 0x00000000, 500000);
|
||||
}
|
||||
}
|
||||
|
||||
static int
|
||||
nvc0_ram_calc(struct nouveau_fb *pfb, u32 freq)
|
||||
{
|
||||
struct nouveau_clock *clk = nouveau_clock(pfb);
|
||||
struct nouveau_bios *bios = nouveau_bios(pfb);
|
||||
struct nvc0_ram *ram = (void *)pfb->ram;
|
||||
struct nvc0_ramfuc *fuc = &ram->fuc;
|
||||
struct bit_entry M;
|
||||
u8 ver, cnt, strap;
|
||||
u32 data;
|
||||
struct {
|
||||
u32 data;
|
||||
u8 size;
|
||||
} rammap, ramcfg, timing;
|
||||
int ref, div, out;
|
||||
int from, mode;
|
||||
int N1, M1, P;
|
||||
int ret;
|
||||
|
||||
/* lookup memory config data relevant to the target frequency */
|
||||
rammap.data = nvbios_rammap_match(bios, freq / 1000, &ver, &rammap.size,
|
||||
&cnt, &ramcfg.size);
|
||||
if (!rammap.data || ver != 0x10 || rammap.size < 0x0e) {
|
||||
nv_error(pfb, "invalid/missing rammap entry\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
/* locate specific data set for the attached memory */
|
||||
if (bit_entry(bios, 'M', &M) || M.version != 2 || M.length < 3) {
|
||||
nv_error(pfb, "invalid/missing memory table\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
strap = (nv_rd32(pfb, 0x101000) & 0x0000003c) >> 2;
|
||||
data = nv_ro16(bios, M.offset + 1);
|
||||
if (data)
|
||||
strap = nv_ro08(bios, data + strap);
|
||||
|
||||
if (strap >= cnt) {
|
||||
nv_error(pfb, "invalid ramcfg strap\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
ramcfg.data = rammap.data + rammap.size + (strap * ramcfg.size);
|
||||
if (!ramcfg.data || ver != 0x10 || ramcfg.size < 0x0e) {
|
||||
nv_error(pfb, "invalid/missing ramcfg entry\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
/* lookup memory timings, if bios says they're present */
|
||||
strap = nv_ro08(bios, ramcfg.data + 0x01);
|
||||
if (strap != 0xff) {
|
||||
timing.data = nvbios_timing_entry(bios, strap, &ver,
|
||||
&timing.size);
|
||||
if (!timing.data || ver != 0x10 || timing.size < 0x19) {
|
||||
nv_error(pfb, "invalid/missing timing entry\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
} else {
|
||||
timing.data = 0;
|
||||
}
|
||||
|
||||
ret = ram_init(fuc, pfb);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
/* determine current mclk configuration */
|
||||
from = !!(ram_rd32(fuc, 0x1373f0) & 0x00000002); /*XXX: ok? */
|
||||
|
||||
/* determine target mclk configuration */
|
||||
if (!(ram_rd32(fuc, 0x137300) & 0x00000100))
|
||||
ref = clk->read(clk, nv_clk_src_sppll0);
|
||||
else
|
||||
ref = clk->read(clk, nv_clk_src_sppll1);
|
||||
div = max(min((ref * 2) / freq, (u32)65), (u32)2) - 2;
|
||||
out = (ref * 2) / (div + 2);
|
||||
mode = freq != out;
|
||||
|
||||
ram_mask(fuc, 0x137360, 0x00000002, 0x00000000);
|
||||
|
||||
if ((ram_rd32(fuc, 0x132000) & 0x00000002) || 0 /*XXX*/) {
|
||||
ram_nuke(fuc, 0x132000);
|
||||
ram_mask(fuc, 0x132000, 0x00000002, 0x00000002);
|
||||
ram_mask(fuc, 0x132000, 0x00000002, 0x00000000);
|
||||
}
|
||||
|
||||
if (mode == 1) {
|
||||
ram_nuke(fuc, 0x10fe20);
|
||||
ram_mask(fuc, 0x10fe20, 0x00000002, 0x00000002);
|
||||
ram_mask(fuc, 0x10fe20, 0x00000002, 0x00000000);
|
||||
}
|
||||
|
||||
// 0x00020034 // 0x0000000a
|
||||
ram_wr32(fuc, 0x132100, 0x00000001);
|
||||
|
||||
if (mode == 1 && from == 0) {
|
||||
/* calculate refpll */
|
||||
ret = nva3_pll_calc(nv_subdev(pfb), &ram->refpll,
|
||||
ram->mempll.refclk, &N1, NULL, &M1, &P);
|
||||
if (ret <= 0) {
|
||||
nv_error(pfb, "unable to calc refpll\n");
|
||||
return ret ? ret : -ERANGE;
|
||||
}
|
||||
|
||||
ram_wr32(fuc, 0x10fe20, 0x20010000);
|
||||
ram_wr32(fuc, 0x137320, 0x00000003);
|
||||
ram_wr32(fuc, 0x137330, 0x81200006);
|
||||
ram_wr32(fuc, 0x10fe24, (P << 16) | (N1 << 8) | M1);
|
||||
ram_wr32(fuc, 0x10fe20, 0x20010001);
|
||||
ram_wait(fuc, 0x137390, 0x00020000, 0x00020000, 64000);
|
||||
|
||||
/* calculate mempll */
|
||||
ret = nva3_pll_calc(nv_subdev(pfb), &ram->mempll, freq,
|
||||
&N1, NULL, &M1, &P);
|
||||
if (ret <= 0) {
|
||||
nv_error(pfb, "unable to calc refpll\n");
|
||||
return ret ? ret : -ERANGE;
|
||||
}
|
||||
|
||||
ram_wr32(fuc, 0x10fe20, 0x20010005);
|
||||
ram_wr32(fuc, 0x132004, (P << 16) | (N1 << 8) | M1);
|
||||
ram_wr32(fuc, 0x132000, 0x18010101);
|
||||
ram_wait(fuc, 0x137390, 0x00000002, 0x00000002, 64000);
|
||||
} else
|
||||
if (mode == 0) {
|
||||
ram_wr32(fuc, 0x137300, 0x00000003);
|
||||
}
|
||||
|
||||
if (from == 0) {
|
||||
ram_nuke(fuc, 0x10fb04);
|
||||
ram_mask(fuc, 0x10fb04, 0x0000ffff, 0x00000000);
|
||||
ram_nuke(fuc, 0x10fb08);
|
||||
ram_mask(fuc, 0x10fb08, 0x0000ffff, 0x00000000);
|
||||
ram_wr32(fuc, 0x10f988, 0x2004ff00);
|
||||
ram_wr32(fuc, 0x10f98c, 0x003fc040);
|
||||
ram_wr32(fuc, 0x10f990, 0x20012001);
|
||||
ram_wr32(fuc, 0x10f998, 0x00011a00);
|
||||
ram_wr32(fuc, 0x13d8f4, 0x00000000);
|
||||
} else {
|
||||
ram_wr32(fuc, 0x10f988, 0x20010000);
|
||||
ram_wr32(fuc, 0x10f98c, 0x00000000);
|
||||
ram_wr32(fuc, 0x10f990, 0x20012001);
|
||||
ram_wr32(fuc, 0x10f998, 0x00010a00);
|
||||
}
|
||||
|
||||
if (from == 0) {
|
||||
// 0x00020039 // 0x000000ba
|
||||
}
|
||||
|
||||
// 0x0002003a // 0x00000002
|
||||
ram_wr32(fuc, 0x100b0c, 0x00080012);
|
||||
// 0x00030014 // 0x00000000 // 0x02b5f070
|
||||
// 0x00030014 // 0x00010000 // 0x02b5f070
|
||||
ram_wr32(fuc, 0x611200, 0x00003300);
|
||||
// 0x00020034 // 0x0000000a
|
||||
// 0x00030020 // 0x00000001 // 0x00000000
|
||||
|
||||
ram_mask(fuc, 0x10f200, 0x00000800, 0x00000000);
|
||||
ram_wr32(fuc, 0x10f210, 0x00000000);
|
||||
ram_nsec(fuc, 1000);
|
||||
if (mode == 0)
|
||||
nvc0_ram_train(fuc, 0x000c1001);
|
||||
ram_wr32(fuc, 0x10f310, 0x00000001);
|
||||
ram_nsec(fuc, 1000);
|
||||
ram_wr32(fuc, 0x10f090, 0x00000061);
|
||||
ram_wr32(fuc, 0x10f090, 0xc000007f);
|
||||
ram_nsec(fuc, 1000);
|
||||
|
||||
if (from == 0) {
|
||||
ram_wr32(fuc, 0x10f824, 0x00007fd4);
|
||||
} else {
|
||||
ram_wr32(fuc, 0x1373ec, 0x00020404);
|
||||
}
|
||||
|
||||
if (mode == 0) {
|
||||
ram_mask(fuc, 0x10f808, 0x00080000, 0x00000000);
|
||||
ram_mask(fuc, 0x10f200, 0x00008000, 0x00008000);
|
||||
ram_wr32(fuc, 0x10f830, 0x41500010);
|
||||
ram_mask(fuc, 0x10f830, 0x01000000, 0x00000000);
|
||||
ram_mask(fuc, 0x132100, 0x00000100, 0x00000100);
|
||||
ram_wr32(fuc, 0x10f050, 0xff000090);
|
||||
ram_wr32(fuc, 0x1373ec, 0x00020f0f);
|
||||
ram_wr32(fuc, 0x1373f0, 0x00000003);
|
||||
ram_wr32(fuc, 0x137310, 0x81201616);
|
||||
ram_wr32(fuc, 0x132100, 0x00000001);
|
||||
// 0x00020039 // 0x000000ba
|
||||
ram_wr32(fuc, 0x10f830, 0x00300017);
|
||||
ram_wr32(fuc, 0x1373f0, 0x00000001);
|
||||
ram_wr32(fuc, 0x10f824, 0x00007e77);
|
||||
ram_wr32(fuc, 0x132000, 0x18030001);
|
||||
ram_wr32(fuc, 0x10f090, 0x4000007e);
|
||||
ram_nsec(fuc, 2000);
|
||||
ram_wr32(fuc, 0x10f314, 0x00000001);
|
||||
ram_wr32(fuc, 0x10f210, 0x80000000);
|
||||
ram_wr32(fuc, 0x10f338, 0x00300220);
|
||||
ram_wr32(fuc, 0x10f300, 0x0000011d);
|
||||
ram_nsec(fuc, 1000);
|
||||
ram_wr32(fuc, 0x10f290, 0x02060505);
|
||||
ram_wr32(fuc, 0x10f294, 0x34208288);
|
||||
ram_wr32(fuc, 0x10f298, 0x44050411);
|
||||
ram_wr32(fuc, 0x10f29c, 0x0000114c);
|
||||
ram_wr32(fuc, 0x10f2a0, 0x42e10069);
|
||||
ram_wr32(fuc, 0x10f614, 0x40044f77);
|
||||
ram_wr32(fuc, 0x10f610, 0x40044f77);
|
||||
ram_wr32(fuc, 0x10f344, 0x00600009);
|
||||
ram_nsec(fuc, 1000);
|
||||
ram_wr32(fuc, 0x10f348, 0x00700008);
|
||||
ram_wr32(fuc, 0x61c140, 0x19240000);
|
||||
ram_wr32(fuc, 0x10f830, 0x00300017);
|
||||
nvc0_ram_train(fuc, 0x80021001);
|
||||
nvc0_ram_train(fuc, 0x80081001);
|
||||
ram_wr32(fuc, 0x10f340, 0x00500004);
|
||||
ram_nsec(fuc, 1000);
|
||||
ram_wr32(fuc, 0x10f830, 0x01300017);
|
||||
ram_wr32(fuc, 0x10f830, 0x00300017);
|
||||
// 0x00030020 // 0x00000000 // 0x00000000
|
||||
// 0x00020034 // 0x0000000b
|
||||
ram_wr32(fuc, 0x100b0c, 0x00080028);
|
||||
ram_wr32(fuc, 0x611200, 0x00003330);
|
||||
} else {
|
||||
ram_wr32(fuc, 0x10f800, 0x00001800);
|
||||
ram_wr32(fuc, 0x13d8f4, 0x00000000);
|
||||
ram_wr32(fuc, 0x1373ec, 0x00020404);
|
||||
ram_wr32(fuc, 0x1373f0, 0x00000003);
|
||||
ram_wr32(fuc, 0x10f830, 0x40700010);
|
||||
ram_wr32(fuc, 0x10f830, 0x40500010);
|
||||
ram_wr32(fuc, 0x13d8f4, 0x00000000);
|
||||
ram_wr32(fuc, 0x1373f8, 0x00000000);
|
||||
ram_wr32(fuc, 0x132100, 0x00000101);
|
||||
ram_wr32(fuc, 0x137310, 0x89201616);
|
||||
ram_wr32(fuc, 0x10f050, 0xff000090);
|
||||
ram_wr32(fuc, 0x1373ec, 0x00030404);
|
||||
ram_wr32(fuc, 0x1373f0, 0x00000002);
|
||||
// 0x00020039 // 0x00000011
|
||||
ram_wr32(fuc, 0x132100, 0x00000001);
|
||||
ram_wr32(fuc, 0x1373f8, 0x00002000);
|
||||
ram_nsec(fuc, 2000);
|
||||
ram_wr32(fuc, 0x10f808, 0x7aaa0050);
|
||||
ram_wr32(fuc, 0x10f830, 0x00500010);
|
||||
ram_wr32(fuc, 0x10f200, 0x00ce1000);
|
||||
ram_wr32(fuc, 0x10f090, 0x4000007e);
|
||||
ram_nsec(fuc, 2000);
|
||||
ram_wr32(fuc, 0x10f314, 0x00000001);
|
||||
ram_wr32(fuc, 0x10f210, 0x80000000);
|
||||
ram_wr32(fuc, 0x10f338, 0x00300200);
|
||||
ram_wr32(fuc, 0x10f300, 0x0000084d);
|
||||
ram_nsec(fuc, 1000);
|
||||
ram_wr32(fuc, 0x10f290, 0x0b343825);
|
||||
ram_wr32(fuc, 0x10f294, 0x3483028e);
|
||||
ram_wr32(fuc, 0x10f298, 0x440c0600);
|
||||
ram_wr32(fuc, 0x10f29c, 0x0000214c);
|
||||
ram_wr32(fuc, 0x10f2a0, 0x42e20069);
|
||||
ram_wr32(fuc, 0x10f200, 0x00ce0000);
|
||||
ram_wr32(fuc, 0x10f614, 0x60044e77);
|
||||
ram_wr32(fuc, 0x10f610, 0x60044e77);
|
||||
ram_wr32(fuc, 0x10f340, 0x00500000);
|
||||
ram_nsec(fuc, 1000);
|
||||
ram_wr32(fuc, 0x10f344, 0x00600228);
|
||||
ram_nsec(fuc, 1000);
|
||||
ram_wr32(fuc, 0x10f348, 0x00700000);
|
||||
ram_wr32(fuc, 0x13d8f4, 0x00000000);
|
||||
ram_wr32(fuc, 0x61c140, 0x09a40000);
|
||||
|
||||
nvc0_ram_train(fuc, 0x800e1008);
|
||||
|
||||
ram_nsec(fuc, 1000);
|
||||
ram_wr32(fuc, 0x10f800, 0x00001804);
|
||||
// 0x00030020 // 0x00000000 // 0x00000000
|
||||
// 0x00020034 // 0x0000000b
|
||||
ram_wr32(fuc, 0x13d8f4, 0x00000000);
|
||||
ram_wr32(fuc, 0x100b0c, 0x00080028);
|
||||
ram_wr32(fuc, 0x611200, 0x00003330);
|
||||
ram_nsec(fuc, 100000);
|
||||
ram_wr32(fuc, 0x10f9b0, 0x05313f41);
|
||||
ram_wr32(fuc, 0x10f9b4, 0x00002f50);
|
||||
|
||||
nvc0_ram_train(fuc, 0x010c1001);
|
||||
}
|
||||
|
||||
ram_mask(fuc, 0x10f200, 0x00000800, 0x00000800);
|
||||
// 0x00020016 // 0x00000000
|
||||
|
||||
if (mode == 0)
|
||||
ram_mask(fuc, 0x132000, 0x00000001, 0x00000000);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
nvc0_ram_prog(struct nouveau_fb *pfb)
|
||||
{
|
||||
struct nouveau_device *device = nv_device(pfb);
|
||||
struct nvc0_ram *ram = (void *)pfb->ram;
|
||||
struct nvc0_ramfuc *fuc = &ram->fuc;
|
||||
ram_exec(fuc, nouveau_boolopt(device->cfgopt, "NvMemExec", false));
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
nvc0_ram_tidy(struct nouveau_fb *pfb)
|
||||
{
|
||||
struct nvc0_ram *ram = (void *)pfb->ram;
|
||||
struct nvc0_ramfuc *fuc = &ram->fuc;
|
||||
ram_exec(fuc, false);
|
||||
}
|
||||
|
||||
extern const u8 nvc0_pte_storage_type_map[256];
|
||||
|
||||
@ -111,10 +515,9 @@ nvc0_ram_get(struct nouveau_fb *pfb, u64 size, u32 align, u32 ncmin,
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
nvc0_ram_create(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, void *data, u32 size,
|
||||
struct nouveau_object **pobject)
|
||||
int
|
||||
nvc0_ram_create_(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, int size, void **pobject)
|
||||
{
|
||||
struct nouveau_fb *pfb = nouveau_fb(parent);
|
||||
struct nouveau_bios *bios = nouveau_bios(pfb);
|
||||
@ -128,8 +531,8 @@ nvc0_ram_create(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
bool uniform = true;
|
||||
int ret, part;
|
||||
|
||||
ret = nouveau_ram_create(parent, engine, oclass, &ram);
|
||||
*pobject = nv_object(ram);
|
||||
ret = nouveau_ram_create_(parent, engine, oclass, size, pobject);
|
||||
ram = *pobject;
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
@ -183,13 +586,158 @@ nvc0_ram_create(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
nvc0_ram_init(struct nouveau_object *object)
|
||||
{
|
||||
struct nouveau_fb *pfb = (void *)object->parent;
|
||||
struct nvc0_ram *ram = (void *)object;
|
||||
int ret, i;
|
||||
|
||||
ret = nouveau_ram_init(&ram->base);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
/* prepare for ddr link training, and load training patterns */
|
||||
switch (ram->base.type) {
|
||||
case NV_MEM_TYPE_GDDR5: {
|
||||
static const u8 train0[] = {
|
||||
0x00, 0xff, 0x55, 0xaa, 0x33, 0xcc,
|
||||
0x00, 0xff, 0xff, 0x00, 0xff, 0x00,
|
||||
};
|
||||
static const u32 train1[] = {
|
||||
0x00000000, 0xffffffff,
|
||||
0x55555555, 0xaaaaaaaa,
|
||||
0x33333333, 0xcccccccc,
|
||||
0xf0f0f0f0, 0x0f0f0f0f,
|
||||
0x00ff00ff, 0xff00ff00,
|
||||
0x0000ffff, 0xffff0000,
|
||||
};
|
||||
|
||||
for (i = 0; i < 0x30; i++) {
|
||||
nv_wr32(pfb, 0x10f968, 0x00000000 | (i << 8));
|
||||
nv_wr32(pfb, 0x10f96c, 0x00000000 | (i << 8));
|
||||
nv_wr32(pfb, 0x10f920, 0x00000100 | train0[i % 12]);
|
||||
nv_wr32(pfb, 0x10f924, 0x00000100 | train0[i % 12]);
|
||||
nv_wr32(pfb, 0x10f918, train1[i % 12]);
|
||||
nv_wr32(pfb, 0x10f91c, train1[i % 12]);
|
||||
nv_wr32(pfb, 0x10f920, 0x00000000 | train0[i % 12]);
|
||||
nv_wr32(pfb, 0x10f924, 0x00000000 | train0[i % 12]);
|
||||
nv_wr32(pfb, 0x10f918, train1[i % 12]);
|
||||
nv_wr32(pfb, 0x10f91c, train1[i % 12]);
|
||||
}
|
||||
} break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
nvc0_ram_ctor(struct nouveau_object *parent, struct nouveau_object *engine,
|
||||
struct nouveau_oclass *oclass, void *data, u32 size,
|
||||
struct nouveau_object **pobject)
|
||||
{
|
||||
struct nouveau_bios *bios = nouveau_bios(parent);
|
||||
struct nvc0_ram *ram;
|
||||
int ret;
|
||||
|
||||
ret = nvc0_ram_create(parent, engine, oclass, &ram);
|
||||
*pobject = nv_object(ram);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
ret = nvbios_pll_parse(bios, 0x0c, &ram->refpll);
|
||||
if (ret) {
|
||||
nv_error(ram, "mclk refpll data not found\n");
|
||||
return ret;
|
||||
}
|
||||
|
||||
ret = nvbios_pll_parse(bios, 0x04, &ram->mempll);
|
||||
if (ret) {
|
||||
nv_error(ram, "mclk pll data not found\n");
|
||||
return ret;
|
||||
}
|
||||
|
||||
switch (ram->base.type) {
|
||||
case NV_MEM_TYPE_GDDR5:
|
||||
ram->base.calc = nvc0_ram_calc;
|
||||
ram->base.prog = nvc0_ram_prog;
|
||||
ram->base.tidy = nvc0_ram_tidy;
|
||||
break;
|
||||
default:
|
||||
nv_warn(ram, "reclocking of this ram type unsupported\n");
|
||||
return 0;
|
||||
}
|
||||
|
||||
ram->fuc.r_0x10fe20 = ramfuc_reg(0x10fe20);
|
||||
ram->fuc.r_0x10fe24 = ramfuc_reg(0x10fe24);
|
||||
ram->fuc.r_0x137320 = ramfuc_reg(0x137320);
|
||||
ram->fuc.r_0x137330 = ramfuc_reg(0x137330);
|
||||
|
||||
ram->fuc.r_0x132000 = ramfuc_reg(0x132000);
|
||||
ram->fuc.r_0x132004 = ramfuc_reg(0x132004);
|
||||
ram->fuc.r_0x132100 = ramfuc_reg(0x132100);
|
||||
|
||||
ram->fuc.r_0x137390 = ramfuc_reg(0x137390);
|
||||
|
||||
ram->fuc.r_0x10f290 = ramfuc_reg(0x10f290);
|
||||
ram->fuc.r_0x10f294 = ramfuc_reg(0x10f294);
|
||||
ram->fuc.r_0x10f298 = ramfuc_reg(0x10f298);
|
||||
ram->fuc.r_0x10f29c = ramfuc_reg(0x10f29c);
|
||||
ram->fuc.r_0x10f2a0 = ramfuc_reg(0x10f2a0);
|
||||
|
||||
ram->fuc.r_0x10f300 = ramfuc_reg(0x10f300);
|
||||
ram->fuc.r_0x10f338 = ramfuc_reg(0x10f338);
|
||||
ram->fuc.r_0x10f340 = ramfuc_reg(0x10f340);
|
||||
ram->fuc.r_0x10f344 = ramfuc_reg(0x10f344);
|
||||
ram->fuc.r_0x10f348 = ramfuc_reg(0x10f348);
|
||||
|
||||
ram->fuc.r_0x10f910 = ramfuc_reg(0x10f910);
|
||||
ram->fuc.r_0x10f914 = ramfuc_reg(0x10f914);
|
||||
|
||||
ram->fuc.r_0x100b0c = ramfuc_reg(0x100b0c);
|
||||
ram->fuc.r_0x10f050 = ramfuc_reg(0x10f050);
|
||||
ram->fuc.r_0x10f090 = ramfuc_reg(0x10f090);
|
||||
ram->fuc.r_0x10f200 = ramfuc_reg(0x10f200);
|
||||
ram->fuc.r_0x10f210 = ramfuc_reg(0x10f210);
|
||||
ram->fuc.r_0x10f310 = ramfuc_reg(0x10f310);
|
||||
ram->fuc.r_0x10f314 = ramfuc_reg(0x10f314);
|
||||
ram->fuc.r_0x10f610 = ramfuc_reg(0x10f610);
|
||||
ram->fuc.r_0x10f614 = ramfuc_reg(0x10f614);
|
||||
ram->fuc.r_0x10f800 = ramfuc_reg(0x10f800);
|
||||
ram->fuc.r_0x10f808 = ramfuc_reg(0x10f808);
|
||||
ram->fuc.r_0x10f824 = ramfuc_reg(0x10f824);
|
||||
ram->fuc.r_0x10f830 = ramfuc_reg(0x10f830);
|
||||
ram->fuc.r_0x10f988 = ramfuc_reg(0x10f988);
|
||||
ram->fuc.r_0x10f98c = ramfuc_reg(0x10f98c);
|
||||
ram->fuc.r_0x10f990 = ramfuc_reg(0x10f990);
|
||||
ram->fuc.r_0x10f998 = ramfuc_reg(0x10f998);
|
||||
ram->fuc.r_0x10f9b0 = ramfuc_reg(0x10f9b0);
|
||||
ram->fuc.r_0x10f9b4 = ramfuc_reg(0x10f9b4);
|
||||
ram->fuc.r_0x10fb04 = ramfuc_reg(0x10fb04);
|
||||
ram->fuc.r_0x10fb08 = ramfuc_reg(0x10fb08);
|
||||
ram->fuc.r_0x137310 = ramfuc_reg(0x137300);
|
||||
ram->fuc.r_0x137310 = ramfuc_reg(0x137310);
|
||||
ram->fuc.r_0x137360 = ramfuc_reg(0x137360);
|
||||
ram->fuc.r_0x1373ec = ramfuc_reg(0x1373ec);
|
||||
ram->fuc.r_0x1373f0 = ramfuc_reg(0x1373f0);
|
||||
ram->fuc.r_0x1373f8 = ramfuc_reg(0x1373f8);
|
||||
|
||||
ram->fuc.r_0x61c140 = ramfuc_reg(0x61c140);
|
||||
ram->fuc.r_0x611200 = ramfuc_reg(0x611200);
|
||||
|
||||
ram->fuc.r_0x13d8f4 = ramfuc_reg(0x13d8f4);
|
||||
return 0;
|
||||
}
|
||||
|
||||
struct nouveau_oclass
|
||||
nvc0_ram_oclass = {
|
||||
.handle = 0,
|
||||
.ofuncs = &(struct nouveau_ofuncs) {
|
||||
.ctor = nvc0_ram_create,
|
||||
.ctor = nvc0_ram_ctor,
|
||||
.dtor = _nouveau_ram_dtor,
|
||||
.init = _nouveau_ram_init,
|
||||
.init = nvc0_ram_init,
|
||||
.fini = _nouveau_ram_fini,
|
||||
}
|
||||
};
|
||||
|
||||
1264
drivers/gpu/drm/nouveau/core/subdev/fb/ramnve0.c
Normal file
1264
drivers/gpu/drm/nouveau/core/subdev/fb/ramnve0.c
Normal file
File diff suppressed because it is too large
Load Diff
18
drivers/gpu/drm/nouveau/core/subdev/fb/ramseq.h
Normal file
18
drivers/gpu/drm/nouveau/core/subdev/fb/ramseq.h
Normal file
@ -0,0 +1,18 @@
|
||||
#ifndef __NVKM_FBRAM_SEQ_H__
|
||||
#define __NVKM_FBRAM_SEQ_H__
|
||||
|
||||
#include <subdev/bus.h>
|
||||
#include <subdev/bus/hwsq.h>
|
||||
|
||||
#define ram_init(s,p) hwsq_init(&(s)->base, (p))
|
||||
#define ram_exec(s,e) hwsq_exec(&(s)->base, (e))
|
||||
#define ram_have(s,r) ((s)->r_##r.addr != 0x000000)
|
||||
#define ram_rd32(s,r) hwsq_rd32(&(s)->base, &(s)->r_##r)
|
||||
#define ram_wr32(s,r,d) hwsq_wr32(&(s)->base, &(s)->r_##r, (d))
|
||||
#define ram_nuke(s,r) hwsq_nuke(&(s)->base, &(s)->r_##r)
|
||||
#define ram_mask(s,r,m,d) hwsq_mask(&(s)->base, &(s)->r_##r, (m), (d))
|
||||
#define ram_setf(s,f,d) hwsq_setf(&(s)->base, (f), (d))
|
||||
#define ram_wait(s,f,d) hwsq_wait(&(s)->base, (f), (d))
|
||||
#define ram_nsec(s,n) hwsq_nsec(&(s)->base, (n))
|
||||
|
||||
#endif
|
||||
99
drivers/gpu/drm/nouveau/core/subdev/fb/sddr3.c
Normal file
99
drivers/gpu/drm/nouveau/core/subdev/fb/sddr3.c
Normal file
@ -0,0 +1,99 @@
|
||||
/*
|
||||
* Copyright 2013 Red Hat Inc.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||||
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||||
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||||
* OTHER DEALINGS IN THE SOFTWARE.
|
||||
*
|
||||
* Authors: Ben Skeggs <bskeggs@redhat.com>
|
||||
*/
|
||||
|
||||
#include <subdev/bios.h>
|
||||
#include "priv.h"
|
||||
|
||||
struct ramxlat {
|
||||
int id;
|
||||
u8 enc;
|
||||
};
|
||||
|
||||
static inline int
|
||||
ramxlat(const struct ramxlat *xlat, int id)
|
||||
{
|
||||
while (xlat->id >= 0) {
|
||||
if (xlat->id == id)
|
||||
return xlat->enc;
|
||||
xlat++;
|
||||
}
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
static const struct ramxlat
|
||||
ramddr3_cl[] = {
|
||||
{ 5, 2 }, { 6, 4 }, { 7, 6 }, { 8, 8 }, { 9, 10 }, { 10, 12 },
|
||||
{ 11, 14 },
|
||||
/* the below are mentioned in some, but not all, ddr3 docs */
|
||||
{ 12, 1 }, { 13, 3 }, { 14, 5 },
|
||||
{ -1 }
|
||||
};
|
||||
|
||||
static const struct ramxlat
|
||||
ramddr3_wr[] = {
|
||||
{ 5, 1 }, { 6, 2 }, { 7, 3 }, { 8, 4 }, { 10, 5 }, { 12, 6 },
|
||||
/* the below are mentioned in some, but not all, ddr3 docs */
|
||||
{ 14, 7 }, { 16, 0 },
|
||||
{ -1 }
|
||||
};
|
||||
|
||||
static const struct ramxlat
|
||||
ramddr3_cwl[] = {
|
||||
{ 5, 0 }, { 6, 1 }, { 7, 2 }, { 8, 3 },
|
||||
/* the below are mentioned in some, but not all, ddr3 docs */
|
||||
{ 9, 4 },
|
||||
{ -1 }
|
||||
};
|
||||
|
||||
int
|
||||
nouveau_sddr3_calc(struct nouveau_ram *ram)
|
||||
{
|
||||
struct nouveau_bios *bios = nouveau_bios(ram);
|
||||
int WL, CL, WR;
|
||||
|
||||
switch (!!ram->timing.data * ram->timing.version) {
|
||||
case 0x20:
|
||||
WL = (nv_ro16(bios, ram->timing.data + 0x04) & 0x0f80) >> 7;
|
||||
CL = nv_ro08(bios, ram->timing.data + 0x04) & 0x1f;
|
||||
WR = nv_ro08(bios, ram->timing.data + 0x0a) & 0x7f;
|
||||
break;
|
||||
default:
|
||||
return -ENOSYS;
|
||||
}
|
||||
|
||||
WL = ramxlat(ramddr3_cwl, WL);
|
||||
CL = ramxlat(ramddr3_cl, CL);
|
||||
WR = ramxlat(ramddr3_wr, WR);
|
||||
if (WL < 0 || CL < 0 || WR < 0)
|
||||
return -EINVAL;
|
||||
|
||||
ram->mr[0] &= ~0xe74;
|
||||
ram->mr[0] |= (WR & 0x07) << 9;
|
||||
ram->mr[0] |= (CL & 0x0e) << 3;
|
||||
ram->mr[0] |= (CL & 0x01) << 2;
|
||||
|
||||
ram->mr[2] &= ~0x038;
|
||||
ram->mr[2] |= (WL & 0x07) << 3;
|
||||
return 0;
|
||||
}
|
||||
Loading…
Reference in New Issue
Block a user