2
0
mirror of https://github.com/edk2-porting/linux-next.git synced 2025-01-17 10:04:14 +08:00

PCI: Xilinx NWL PCIe: Updating device tree documentation with prefetchable memory space

Updating device tree documentation with prefetchable memory
sapce.
Configuration space shifted to 64-bit address space.

Signed-off-by: Bharat Kumar Gogada <bharatku@xilinx.com>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Rob Herring <robh@kernel.org>
This commit is contained in:
Bharat Kumar Gogada 2016-08-09 19:30:09 +05:30 committed by Rob Herring
parent c4dcd205eb
commit 9cbbae2a62

View File

@ -55,9 +55,10 @@ nwl_pcie: pcie@fd0e0000 {
msi-parent = <&nwl_pcie>; msi-parent = <&nwl_pcie>;
reg = <0x0 0xfd0e0000 0x0 0x1000>, reg = <0x0 0xfd0e0000 0x0 0x1000>,
<0x0 0xfd480000 0x0 0x1000>, <0x0 0xfd480000 0x0 0x1000>,
<0x0 0xe0000000 0x0 0x1000000>; <0x80 0x00000000 0x0 0x1000000>;
reg-names = "breg", "pcireg", "cfg"; reg-names = "breg", "pcireg", "cfg";
ranges = <0x02000000 0x00000000 0xe1000000 0x00000000 0xe1000000 0 0x0f000000>; ranges = <0x02000000 0x00000000 0xe0000000 0x00000000 0xe0000000 0x00000000 0x10000000 /* non-prefetchable memory */
0x43000000 0x00000006 0x00000000 0x00000006 0x00000000 0x00000002 0x00000000>;/* prefetchable memory */
pcie_intc: legacy-interrupt-controller { pcie_intc: legacy-interrupt-controller {
interrupt-controller; interrupt-controller;