renegade-project/linux-next
2
0
Fork 0
mirror of https://github.com/edk2-porting/linux-next.git synced 2024-12-27 14:43:58 +08:00
Code

x86/umip: Make the comments vendor-agnostic

Browse Source 
AMD 2nd generation EPYC processors also support the UMIP feature. Make
the comments vendor-agnostic.

Signed-off-by: Babu Moger <babu.moger@amd.com>
Signed-off-by: Borislav Petkov <bp@suse.de>
Cc: Andy Lutomirski <luto@kernel.org>
Cc: "H. Peter Anvin" <hpa@zytor.com>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Ricardo Neri <ricardo.neri-calderon@linux.intel.com>
Cc: Thomas Gleixner <tglx@linutronix.de>
Cc: "x86@kernel.org" <x86@kernel.org>
Link: https://lkml.kernel.org/r/157298913784.17462.12654728938970637305.stgit@naples-babu.amd.com
This commit is contained in:
Babu Moger 2019-11-05 21:25:40 +00:00 committed by Borislav Petkov
parent b971880fe7
commit 9774a96f78
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
arch/x86/kernel/umip.c
View File

@ -1,6 +1,6 @@
/* /*
* umip.c Emulation for instruction protected by the Intel User-Mode * umip.c Emulation for instruction protected by the User-Mode Instruction
* Instruction Prevention feature * Prevention feature
* *
* Copyright (c) 2017, Intel Corporation. * Copyright (c) 2017, Intel Corporation.
* Ricardo Neri <ricardo.neri-calderon@linux.intel.com> * Ricardo Neri <ricardo.neri-calderon@linux.intel.com>
@ -18,10 +18,10 @@
/** DOC: Emulation for User-Mode Instruction Prevention (UMIP) /** DOC: Emulation for User-Mode Instruction Prevention (UMIP)
* *
* The feature User-Mode Instruction Prevention present in recent Intel * User-Mode Instruction Prevention is a security feature present in recent
* processor prevents a group of instructions (SGDT, SIDT, SLDT, SMSW and STR) * x86 processors that, when enabled, prevents a group of instructions (SGDT,
* from being executed with CPL > 0. Otherwise, a general protection fault is * SIDT, SLDT, SMSW and STR) from being run in user mode by issuing a general
* issued. * protection fault if the instruction is executed with CPL > 0.
* *
* Rather than relaying to the user space the general protection fault caused by * Rather than relaying to the user space the general protection fault caused by
* the UMIP-protected instructions (in the form of a SIGSEGV signal), it can be * the UMIP-protected instructions (in the form of a SIGSEGV signal), it can be