mirror of
https://github.com/edk2-porting/linux-next.git
synced 2025-01-19 02:54:00 +08:00
usb: chipidea: add tx/rx burst size configuration interface
The user can adjust it through dts or platform data Signed-off-by: Peter Chen <peter.chen@freescale.com>
This commit is contained in:
parent
bd6e9d115d
commit
96625eadca
@ -61,6 +61,10 @@
|
||||
/* Set non-zero value for internal TT Hub address representation */
|
||||
#define TTCTRL_TTHA (0x7fUL << 24)
|
||||
|
||||
/* BURSTSIZE */
|
||||
#define RX_BURST_MASK 0xff
|
||||
#define TX_BURST_MASK 0xff00
|
||||
|
||||
/* PORTSC */
|
||||
#define PORTSC_CCS BIT(0)
|
||||
#define PORTSC_CSC BIT(1)
|
||||
|
@ -51,6 +51,7 @@ enum ci_hw_regs {
|
||||
OP_DEVICEADDR,
|
||||
OP_ENDPTLISTADDR,
|
||||
OP_TTCTRL,
|
||||
OP_BURSTSIZE,
|
||||
OP_PORTSC,
|
||||
OP_DEVLC,
|
||||
OP_OTGSC,
|
||||
|
@ -86,6 +86,7 @@ static const u8 ci_regs_nolpm[] = {
|
||||
[OP_DEVICEADDR] = 0x14U,
|
||||
[OP_ENDPTLISTADDR] = 0x18U,
|
||||
[OP_TTCTRL] = 0x1CU,
|
||||
[OP_BURSTSIZE] = 0x20U,
|
||||
[OP_PORTSC] = 0x44U,
|
||||
[OP_DEVLC] = 0x84U,
|
||||
[OP_OTGSC] = 0x64U,
|
||||
@ -109,6 +110,7 @@ static const u8 ci_regs_lpm[] = {
|
||||
[OP_DEVICEADDR] = 0x14U,
|
||||
[OP_ENDPTLISTADDR] = 0x18U,
|
||||
[OP_TTCTRL] = 0x1CU,
|
||||
[OP_BURSTSIZE] = 0x20U,
|
||||
[OP_PORTSC] = 0x44U,
|
||||
[OP_DEVLC] = 0x84U,
|
||||
[OP_OTGSC] = 0xC4U,
|
||||
@ -441,6 +443,17 @@ void ci_platform_configure(struct ci_hdrc *ci)
|
||||
if (ci->platdata->flags & CI_HDRC_OVERRIDE_AHB_BURST)
|
||||
hw_write_id_reg(ci, ID_SBUSCFG, AHBBRST_MASK,
|
||||
ci->platdata->ahb_burst_config);
|
||||
|
||||
/* override burst size, take effect only when ahb_burst_config is 0 */
|
||||
if (!hw_read_id_reg(ci, ID_SBUSCFG, AHBBRST_MASK)) {
|
||||
if (ci->platdata->flags & CI_HDRC_OVERRIDE_TX_BURST)
|
||||
hw_write(ci, OP_BURSTSIZE, TX_BURST_MASK,
|
||||
ci->platdata->tx_burst_size << __ffs(TX_BURST_MASK));
|
||||
|
||||
if (ci->platdata->flags & CI_HDRC_OVERRIDE_RX_BURST)
|
||||
hw_write(ci, OP_BURSTSIZE, RX_BURST_MASK,
|
||||
ci->platdata->rx_burst_size);
|
||||
}
|
||||
}
|
||||
|
||||
/**
|
||||
@ -647,6 +660,28 @@ static int ci_get_platdata(struct device *dev,
|
||||
platdata->flags |= CI_HDRC_OVERRIDE_AHB_BURST;
|
||||
}
|
||||
|
||||
if (of_find_property(dev->of_node, "tx-burst-size-dword", NULL)) {
|
||||
ret = of_property_read_u32(dev->of_node, "tx-burst-size-dword",
|
||||
&platdata->tx_burst_size);
|
||||
if (ret) {
|
||||
dev_err(dev,
|
||||
"failed to get tx-burst-size-dword\n");
|
||||
return ret;
|
||||
}
|
||||
platdata->flags |= CI_HDRC_OVERRIDE_TX_BURST;
|
||||
}
|
||||
|
||||
if (of_find_property(dev->of_node, "rx-burst-size-dword", NULL)) {
|
||||
ret = of_property_read_u32(dev->of_node, "rx-burst-size-dword",
|
||||
&platdata->rx_burst_size);
|
||||
if (ret) {
|
||||
dev_err(dev,
|
||||
"failed to get rx-burst-size-dword\n");
|
||||
return ret;
|
||||
}
|
||||
platdata->flags |= CI_HDRC_OVERRIDE_RX_BURST;
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
@ -34,6 +34,8 @@ struct ci_hdrc_platform_data {
|
||||
#define CI_HDRC_TURN_VBUS_EARLY_ON BIT(7)
|
||||
#define CI_HDRC_SET_NON_ZERO_TTHA BIT(8)
|
||||
#define CI_HDRC_OVERRIDE_AHB_BURST BIT(9)
|
||||
#define CI_HDRC_OVERRIDE_TX_BURST BIT(10)
|
||||
#define CI_HDRC_OVERRIDE_RX_BURST BIT(11)
|
||||
enum usb_dr_mode dr_mode;
|
||||
#define CI_HDRC_CONTROLLER_RESET_EVENT 0
|
||||
#define CI_HDRC_CONTROLLER_STOPPED_EVENT 1
|
||||
@ -43,6 +45,8 @@ struct ci_hdrc_platform_data {
|
||||
/* interrupt threshold setting */
|
||||
u32 itc_setting;
|
||||
u32 ahb_burst_config;
|
||||
u32 tx_burst_size;
|
||||
u32 rx_burst_size;
|
||||
};
|
||||
|
||||
/* Default offset of capability registers */
|
||||
|
Loading…
Reference in New Issue
Block a user