mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-23 20:53:53 +08:00
dt-bindings: phy: Remove Cadence MHDP PHY dt binding
Remove the Cadence MHDP PHY bindings. The binding is added in next commit in YAML format. It is renamed to adopt torrent nomenclature. This will not affect ABI as the driver has never been functional, and therefore do not exist in any active use case. Signed-off-by: Yuti Amonkar <yamonkar@cadence.com> Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
This commit is contained in:
parent
909a5c78de
commit
922003733d
@ -1,30 +0,0 @@
|
|||||||
Cadence MHDP DisplayPort SD0801 PHY binding
|
|
||||||
===========================================
|
|
||||||
|
|
||||||
This binding describes the Cadence SD0801 PHY hardware included with
|
|
||||||
the Cadence MHDP DisplayPort controller.
|
|
||||||
|
|
||||||
-------------------------------------------------------------------------------
|
|
||||||
Required properties (controller (parent) node):
|
|
||||||
- compatible : Should be "cdns,dp-phy"
|
|
||||||
- reg : Defines the following sets of registers in the parent
|
|
||||||
mhdp device:
|
|
||||||
- Offset of the DPTX PHY configuration registers
|
|
||||||
- Offset of the SD0801 PHY configuration registers
|
|
||||||
- #phy-cells : from the generic PHY bindings, must be 0.
|
|
||||||
|
|
||||||
Optional properties:
|
|
||||||
- num_lanes : Number of DisplayPort lanes to use (1, 2 or 4)
|
|
||||||
- max_bit_rate : Maximum DisplayPort link bit rate to use, in Mbps (2160,
|
|
||||||
2430, 2700, 3240, 4320, 5400 or 8100)
|
|
||||||
-------------------------------------------------------------------------------
|
|
||||||
|
|
||||||
Example:
|
|
||||||
dp_phy: phy@f0fb030a00 {
|
|
||||||
compatible = "cdns,dp-phy";
|
|
||||||
reg = <0xf0 0xfb030a00 0x0 0x00000040>,
|
|
||||||
<0xf0 0xfb500000 0x0 0x00100000>;
|
|
||||||
num_lanes = <4>;
|
|
||||||
max_bit_rate = <8100>;
|
|
||||||
#phy-cells = <0>;
|
|
||||||
};
|
|
Loading…
Reference in New Issue
Block a user