mirror of
https://github.com/edk2-porting/linux-next.git
synced 2025-01-02 02:34:05 +08:00
dt-bindings: arm: hisilicon: split the dt-bindings of each controller into a separate file
Split the devicetree bindings of each Hisilicon controller from hisilicon.txt into a separate file, the file name is the compatible name attach the .txt file name extension. Signed-off-by: Zhen Lei <thunder.leizhen@huawei.com> Link: https://lore.kernel.org/r/20200929141454.2312-4-thunder.leizhen@huawei.com Signed-off-by: Rob Herring <robh@kernel.org>
This commit is contained in:
parent
4041a78249
commit
921a31639c
@ -0,0 +1,8 @@
|
|||||||
|
Hisilicon CPU controller
|
||||||
|
|
||||||
|
Required properties:
|
||||||
|
- compatible : "hisilicon,cpuctrl"
|
||||||
|
- reg : Register address and size
|
||||||
|
|
||||||
|
The clock registers and power registers of secondary cores are defined
|
||||||
|
in CPU controller, especially in HIX5HD2 SoC.
|
@ -0,0 +1,21 @@
|
|||||||
|
Hisilicon Hi3798CV200 Peripheral Controller
|
||||||
|
|
||||||
|
The Hi3798CV200 Peripheral Controller controls peripherals, queries
|
||||||
|
their status, and configures some functions of peripherals.
|
||||||
|
|
||||||
|
Required properties:
|
||||||
|
- compatible: Should contain "hisilicon,hi3798cv200-perictrl", "syscon"
|
||||||
|
and "simple-mfd".
|
||||||
|
- reg: Register address and size of Peripheral Controller.
|
||||||
|
- #address-cells: Should be 1.
|
||||||
|
- #size-cells: Should be 1.
|
||||||
|
|
||||||
|
Examples:
|
||||||
|
|
||||||
|
perictrl: peripheral-controller@8a20000 {
|
||||||
|
compatible = "hisilicon,hi3798cv200-perictrl", "syscon",
|
||||||
|
"simple-mfd";
|
||||||
|
reg = <0x8a20000 0x1000>;
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <1>;
|
||||||
|
};
|
@ -0,0 +1,18 @@
|
|||||||
|
Hisilicon Hi6220 Power Always ON domain controller
|
||||||
|
|
||||||
|
Required properties:
|
||||||
|
- compatible : "hisilicon,hi6220-aoctrl"
|
||||||
|
- reg : Register address and size
|
||||||
|
- #clock-cells: should be set to 1, many clock registers are defined
|
||||||
|
under this controller and this property must be present.
|
||||||
|
|
||||||
|
Hisilicon designs this system controller to control the power always
|
||||||
|
on domain for mobile platform.
|
||||||
|
|
||||||
|
Example:
|
||||||
|
/*for Hi6220*/
|
||||||
|
ao_ctrl: ao_ctrl@f7800000 {
|
||||||
|
compatible = "hisilicon,hi6220-aoctrl", "syscon";
|
||||||
|
reg = <0x0 0xf7800000 0x0 0x2000>;
|
||||||
|
#clock-cells = <1>;
|
||||||
|
};
|
@ -0,0 +1,18 @@
|
|||||||
|
Hisilicon Hi6220 Media domain controller
|
||||||
|
|
||||||
|
Required properties:
|
||||||
|
- compatible : "hisilicon,hi6220-mediactrl"
|
||||||
|
- reg : Register address and size
|
||||||
|
- #clock-cells: should be set to 1, many clock registers are defined
|
||||||
|
under this controller and this property must be present.
|
||||||
|
|
||||||
|
Hisilicon designs this system controller to control the multimedia
|
||||||
|
domain(e.g. codec, G3D ...) for mobile platform.
|
||||||
|
|
||||||
|
Example:
|
||||||
|
/*for Hi6220*/
|
||||||
|
media_ctrl: media_ctrl@f4410000 {
|
||||||
|
compatible = "hisilicon,hi6220-mediactrl", "syscon";
|
||||||
|
reg = <0x0 0xf4410000 0x0 0x1000>;
|
||||||
|
#clock-cells = <1>;
|
||||||
|
};
|
@ -0,0 +1,18 @@
|
|||||||
|
Hisilicon Hi6220 Power Management domain controller
|
||||||
|
|
||||||
|
Required properties:
|
||||||
|
- compatible : "hisilicon,hi6220-pmctrl"
|
||||||
|
- reg : Register address and size
|
||||||
|
- #clock-cells: should be set to 1, some clock registers are define
|
||||||
|
under this controller and this property must be present.
|
||||||
|
|
||||||
|
Hisilicon designs this system controller to control the power management
|
||||||
|
domain for mobile platform.
|
||||||
|
|
||||||
|
Example:
|
||||||
|
/*for Hi6220*/
|
||||||
|
pm_ctrl: pm_ctrl@f7032000 {
|
||||||
|
compatible = "hisilicon,hi6220-pmctrl", "syscon";
|
||||||
|
reg = <0x0 0xf7032000 0x0 0x1000>;
|
||||||
|
#clock-cells = <1>;
|
||||||
|
};
|
@ -0,0 +1,19 @@
|
|||||||
|
Hisilicon Hi6220 system controller
|
||||||
|
|
||||||
|
Required properties:
|
||||||
|
- compatible : "hisilicon,hi6220-sysctrl"
|
||||||
|
- reg : Register address and size
|
||||||
|
- #clock-cells: should be set to 1, many clock registers are defined
|
||||||
|
under this controller and this property must be present.
|
||||||
|
|
||||||
|
Hisilicon designs this controller as one of the system controllers,
|
||||||
|
its main functions are the same as Hisilicon system controller, but
|
||||||
|
the register offset of some core modules are different.
|
||||||
|
|
||||||
|
Example:
|
||||||
|
/*for Hi6220*/
|
||||||
|
sys_ctrl: sys_ctrl@f7030000 {
|
||||||
|
compatible = "hisilicon,hi6220-sysctrl", "syscon";
|
||||||
|
reg = <0x0 0xf7030000 0x0 0x2000>;
|
||||||
|
#clock-cells = <1>;
|
||||||
|
};
|
@ -0,0 +1,19 @@
|
|||||||
|
Hisilicon HiP01 system controller
|
||||||
|
|
||||||
|
Required properties:
|
||||||
|
- compatible : "hisilicon,hip01-sysctrl"
|
||||||
|
- reg : Register address and size
|
||||||
|
|
||||||
|
The HiP01 system controller is mostly compatible with hisilicon
|
||||||
|
system controller,but it has some specific control registers for
|
||||||
|
HIP01 SoC family, such as slave core boot, and also some same
|
||||||
|
registers located at different offset.
|
||||||
|
|
||||||
|
Example:
|
||||||
|
|
||||||
|
/* for hip01-ca9x2 */
|
||||||
|
sysctrl: system-controller@10000000 {
|
||||||
|
compatible = "hisilicon,hip01-sysctrl", "hisilicon,sysctrl";
|
||||||
|
reg = <0x10000000 0x1000>;
|
||||||
|
reboot-offset = <0x4>;
|
||||||
|
};
|
@ -0,0 +1,9 @@
|
|||||||
|
Bootwrapper boot method (software protocol on SMP):
|
||||||
|
|
||||||
|
Required Properties:
|
||||||
|
- compatible: "hisilicon,hip04-bootwrapper";
|
||||||
|
- boot-method: Address and size of boot method.
|
||||||
|
[0]: bootwrapper physical address
|
||||||
|
[1]: bootwrapper size
|
||||||
|
[2]: relocation physical address
|
||||||
|
[3]: relocation size
|
@ -0,0 +1,5 @@
|
|||||||
|
Fabric:
|
||||||
|
|
||||||
|
Required Properties:
|
||||||
|
- compatible: "hisilicon,hip04-fabric";
|
||||||
|
- reg: Address and size of Fabric
|
@ -0,0 +1,13 @@
|
|||||||
|
PCTRL: Peripheral misc control register
|
||||||
|
|
||||||
|
Required Properties:
|
||||||
|
- compatible: "hisilicon,pctrl"
|
||||||
|
- reg: Address and size of pctrl.
|
||||||
|
|
||||||
|
Example:
|
||||||
|
|
||||||
|
/* for Hi3620 */
|
||||||
|
pctrl: pctrl@fca09000 {
|
||||||
|
compatible = "hisilicon,pctrl";
|
||||||
|
reg = <0xfca09000 0x1000>;
|
||||||
|
};
|
@ -0,0 +1,25 @@
|
|||||||
|
Hisilicon system controller
|
||||||
|
|
||||||
|
Required properties:
|
||||||
|
- compatible : "hisilicon,sysctrl"
|
||||||
|
- reg : Register address and size
|
||||||
|
|
||||||
|
Optional properties:
|
||||||
|
- smp-offset : offset in sysctrl for notifying slave cpu booting
|
||||||
|
cpu 1, reg;
|
||||||
|
cpu 2, reg + 0x4;
|
||||||
|
cpu 3, reg + 0x8;
|
||||||
|
If reg value is not zero, cpun exit wfi and go
|
||||||
|
- resume-offset : offset in sysctrl for notifying cpu0 when resume
|
||||||
|
- reboot-offset : offset in sysctrl for system reboot
|
||||||
|
|
||||||
|
Example:
|
||||||
|
|
||||||
|
/* for Hi3620 */
|
||||||
|
sysctrl: system-controller@fc802000 {
|
||||||
|
compatible = "hisilicon,sysctrl";
|
||||||
|
reg = <0xfc802000 0x1000>;
|
||||||
|
smp-offset = <0x31c>;
|
||||||
|
resume-offset = <0x308>;
|
||||||
|
reboot-offset = <0x4>;
|
||||||
|
};
|
@ -55,197 +55,3 @@ Required root node properties:
|
|||||||
HiP07 D05 Board
|
HiP07 D05 Board
|
||||||
Required root node properties:
|
Required root node properties:
|
||||||
- compatible = "hisilicon,hip07-d05";
|
- compatible = "hisilicon,hip07-d05";
|
||||||
|
|
||||||
Hisilicon system controller
|
|
||||||
|
|
||||||
Required properties:
|
|
||||||
- compatible : "hisilicon,sysctrl"
|
|
||||||
- reg : Register address and size
|
|
||||||
|
|
||||||
Optional properties:
|
|
||||||
- smp-offset : offset in sysctrl for notifying slave cpu booting
|
|
||||||
cpu 1, reg;
|
|
||||||
cpu 2, reg + 0x4;
|
|
||||||
cpu 3, reg + 0x8;
|
|
||||||
If reg value is not zero, cpun exit wfi and go
|
|
||||||
- resume-offset : offset in sysctrl for notifying cpu0 when resume
|
|
||||||
- reboot-offset : offset in sysctrl for system reboot
|
|
||||||
|
|
||||||
Example:
|
|
||||||
|
|
||||||
/* for Hi3620 */
|
|
||||||
sysctrl: system-controller@fc802000 {
|
|
||||||
compatible = "hisilicon,sysctrl";
|
|
||||||
reg = <0xfc802000 0x1000>;
|
|
||||||
smp-offset = <0x31c>;
|
|
||||||
resume-offset = <0x308>;
|
|
||||||
reboot-offset = <0x4>;
|
|
||||||
};
|
|
||||||
|
|
||||||
-----------------------------------------------------------------------
|
|
||||||
Hisilicon Hi3798CV200 Peripheral Controller
|
|
||||||
|
|
||||||
The Hi3798CV200 Peripheral Controller controls peripherals, queries
|
|
||||||
their status, and configures some functions of peripherals.
|
|
||||||
|
|
||||||
Required properties:
|
|
||||||
- compatible: Should contain "hisilicon,hi3798cv200-perictrl", "syscon"
|
|
||||||
and "simple-mfd".
|
|
||||||
- reg: Register address and size of Peripheral Controller.
|
|
||||||
- #address-cells: Should be 1.
|
|
||||||
- #size-cells: Should be 1.
|
|
||||||
|
|
||||||
Examples:
|
|
||||||
|
|
||||||
perictrl: peripheral-controller@8a20000 {
|
|
||||||
compatible = "hisilicon,hi3798cv200-perictrl", "syscon",
|
|
||||||
"simple-mfd";
|
|
||||||
reg = <0x8a20000 0x1000>;
|
|
||||||
#address-cells = <1>;
|
|
||||||
#size-cells = <1>;
|
|
||||||
};
|
|
||||||
|
|
||||||
-----------------------------------------------------------------------
|
|
||||||
Hisilicon Hi6220 system controller
|
|
||||||
|
|
||||||
Required properties:
|
|
||||||
- compatible : "hisilicon,hi6220-sysctrl"
|
|
||||||
- reg : Register address and size
|
|
||||||
- #clock-cells: should be set to 1, many clock registers are defined
|
|
||||||
under this controller and this property must be present.
|
|
||||||
|
|
||||||
Hisilicon designs this controller as one of the system controllers,
|
|
||||||
its main functions are the same as Hisilicon system controller, but
|
|
||||||
the register offset of some core modules are different.
|
|
||||||
|
|
||||||
Example:
|
|
||||||
/*for Hi6220*/
|
|
||||||
sys_ctrl: sys_ctrl@f7030000 {
|
|
||||||
compatible = "hisilicon,hi6220-sysctrl", "syscon";
|
|
||||||
reg = <0x0 0xf7030000 0x0 0x2000>;
|
|
||||||
#clock-cells = <1>;
|
|
||||||
};
|
|
||||||
|
|
||||||
|
|
||||||
Hisilicon Hi6220 Power Always ON domain controller
|
|
||||||
|
|
||||||
Required properties:
|
|
||||||
- compatible : "hisilicon,hi6220-aoctrl"
|
|
||||||
- reg : Register address and size
|
|
||||||
- #clock-cells: should be set to 1, many clock registers are defined
|
|
||||||
under this controller and this property must be present.
|
|
||||||
|
|
||||||
Hisilicon designs this system controller to control the power always
|
|
||||||
on domain for mobile platform.
|
|
||||||
|
|
||||||
Example:
|
|
||||||
/*for Hi6220*/
|
|
||||||
ao_ctrl: ao_ctrl@f7800000 {
|
|
||||||
compatible = "hisilicon,hi6220-aoctrl", "syscon";
|
|
||||||
reg = <0x0 0xf7800000 0x0 0x2000>;
|
|
||||||
#clock-cells = <1>;
|
|
||||||
};
|
|
||||||
|
|
||||||
|
|
||||||
Hisilicon Hi6220 Media domain controller
|
|
||||||
|
|
||||||
Required properties:
|
|
||||||
- compatible : "hisilicon,hi6220-mediactrl"
|
|
||||||
- reg : Register address and size
|
|
||||||
- #clock-cells: should be set to 1, many clock registers are defined
|
|
||||||
under this controller and this property must be present.
|
|
||||||
|
|
||||||
Hisilicon designs this system controller to control the multimedia
|
|
||||||
domain(e.g. codec, G3D ...) for mobile platform.
|
|
||||||
|
|
||||||
Example:
|
|
||||||
/*for Hi6220*/
|
|
||||||
media_ctrl: media_ctrl@f4410000 {
|
|
||||||
compatible = "hisilicon,hi6220-mediactrl", "syscon";
|
|
||||||
reg = <0x0 0xf4410000 0x0 0x1000>;
|
|
||||||
#clock-cells = <1>;
|
|
||||||
};
|
|
||||||
|
|
||||||
|
|
||||||
Hisilicon Hi6220 Power Management domain controller
|
|
||||||
|
|
||||||
Required properties:
|
|
||||||
- compatible : "hisilicon,hi6220-pmctrl"
|
|
||||||
- reg : Register address and size
|
|
||||||
- #clock-cells: should be set to 1, some clock registers are define
|
|
||||||
under this controller and this property must be present.
|
|
||||||
|
|
||||||
Hisilicon designs this system controller to control the power management
|
|
||||||
domain for mobile platform.
|
|
||||||
|
|
||||||
Example:
|
|
||||||
/*for Hi6220*/
|
|
||||||
pm_ctrl: pm_ctrl@f7032000 {
|
|
||||||
compatible = "hisilicon,hi6220-pmctrl", "syscon";
|
|
||||||
reg = <0x0 0xf7032000 0x0 0x1000>;
|
|
||||||
#clock-cells = <1>;
|
|
||||||
};
|
|
||||||
|
|
||||||
-----------------------------------------------------------------------
|
|
||||||
Hisilicon HiP01 system controller
|
|
||||||
|
|
||||||
Required properties:
|
|
||||||
- compatible : "hisilicon,hip01-sysctrl"
|
|
||||||
- reg : Register address and size
|
|
||||||
|
|
||||||
The HiP01 system controller is mostly compatible with hisilicon
|
|
||||||
system controller,but it has some specific control registers for
|
|
||||||
HIP01 SoC family, such as slave core boot, and also some same
|
|
||||||
registers located at different offset.
|
|
||||||
|
|
||||||
Example:
|
|
||||||
|
|
||||||
/* for hip01-ca9x2 */
|
|
||||||
sysctrl: system-controller@10000000 {
|
|
||||||
compatible = "hisilicon,hip01-sysctrl", "hisilicon,sysctrl";
|
|
||||||
reg = <0x10000000 0x1000>;
|
|
||||||
reboot-offset = <0x4>;
|
|
||||||
};
|
|
||||||
|
|
||||||
-----------------------------------------------------------------------
|
|
||||||
Hisilicon CPU controller
|
|
||||||
|
|
||||||
Required properties:
|
|
||||||
- compatible : "hisilicon,cpuctrl"
|
|
||||||
- reg : Register address and size
|
|
||||||
|
|
||||||
The clock registers and power registers of secondary cores are defined
|
|
||||||
in CPU controller, especially in HIX5HD2 SoC.
|
|
||||||
|
|
||||||
-----------------------------------------------------------------------
|
|
||||||
PCTRL: Peripheral misc control register
|
|
||||||
|
|
||||||
Required Properties:
|
|
||||||
- compatible: "hisilicon,pctrl"
|
|
||||||
- reg: Address and size of pctrl.
|
|
||||||
|
|
||||||
Example:
|
|
||||||
|
|
||||||
/* for Hi3620 */
|
|
||||||
pctrl: pctrl@fca09000 {
|
|
||||||
compatible = "hisilicon,pctrl";
|
|
||||||
reg = <0xfca09000 0x1000>;
|
|
||||||
};
|
|
||||||
|
|
||||||
-----------------------------------------------------------------------
|
|
||||||
Fabric:
|
|
||||||
|
|
||||||
Required Properties:
|
|
||||||
- compatible: "hisilicon,hip04-fabric";
|
|
||||||
- reg: Address and size of Fabric
|
|
||||||
|
|
||||||
-----------------------------------------------------------------------
|
|
||||||
Bootwrapper boot method (software protocol on SMP):
|
|
||||||
|
|
||||||
Required Properties:
|
|
||||||
- compatible: "hisilicon,hip04-bootwrapper";
|
|
||||||
- boot-method: Address and size of boot method.
|
|
||||||
[0]: bootwrapper physical address
|
|
||||||
[1]: bootwrapper size
|
|
||||||
[2]: relocation physical address
|
|
||||||
[3]: relocation size
|
|
||||||
|
Loading…
Reference in New Issue
Block a user