mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-26 22:24:09 +08:00
dmaengine: xilinx_dma: Refactor axidma channel allocation
In axidma alloc_chan_resources merge BD and cyclic BD allocation. Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com> Signed-off-by: Vinod Koul <vkoul@kernel.org>
This commit is contained in:
parent
651022382c
commit
91b438286e
@ -887,6 +887,24 @@ static int xilinx_dma_alloc_chan_resources(struct dma_chan *dchan)
|
|||||||
chan->id);
|
chan->id);
|
||||||
return -ENOMEM;
|
return -ENOMEM;
|
||||||
}
|
}
|
||||||
|
/*
|
||||||
|
* For cyclic DMA mode we need to program the tail Descriptor
|
||||||
|
* register with a value which is not a part of the BD chain
|
||||||
|
* so allocating a desc segment during channel allocation for
|
||||||
|
* programming tail descriptor.
|
||||||
|
*/
|
||||||
|
chan->cyclic_seg_v = dma_zalloc_coherent(chan->dev,
|
||||||
|
sizeof(*chan->cyclic_seg_v),
|
||||||
|
&chan->cyclic_seg_p, GFP_KERNEL);
|
||||||
|
if (!chan->cyclic_seg_v) {
|
||||||
|
dev_err(chan->dev,
|
||||||
|
"unable to allocate desc segment for cyclic DMA\n");
|
||||||
|
dma_free_coherent(chan->dev, sizeof(*chan->seg_v) *
|
||||||
|
XILINX_DMA_NUM_DESCS, chan->seg_v,
|
||||||
|
chan->seg_p);
|
||||||
|
return -ENOMEM;
|
||||||
|
}
|
||||||
|
chan->cyclic_seg_v->phys = chan->cyclic_seg_p;
|
||||||
|
|
||||||
for (i = 0; i < XILINX_DMA_NUM_DESCS; i++) {
|
for (i = 0; i < XILINX_DMA_NUM_DESCS; i++) {
|
||||||
chan->seg_v[i].hw.next_desc =
|
chan->seg_v[i].hw.next_desc =
|
||||||
@ -922,24 +940,6 @@ static int xilinx_dma_alloc_chan_resources(struct dma_chan *dchan)
|
|||||||
return -ENOMEM;
|
return -ENOMEM;
|
||||||
}
|
}
|
||||||
|
|
||||||
if (chan->xdev->dma_config->dmatype == XDMA_TYPE_AXIDMA) {
|
|
||||||
/*
|
|
||||||
* For cyclic DMA mode we need to program the tail Descriptor
|
|
||||||
* register with a value which is not a part of the BD chain
|
|
||||||
* so allocating a desc segment during channel allocation for
|
|
||||||
* programming tail descriptor.
|
|
||||||
*/
|
|
||||||
chan->cyclic_seg_v = dma_zalloc_coherent(chan->dev,
|
|
||||||
sizeof(*chan->cyclic_seg_v),
|
|
||||||
&chan->cyclic_seg_p, GFP_KERNEL);
|
|
||||||
if (!chan->cyclic_seg_v) {
|
|
||||||
dev_err(chan->dev,
|
|
||||||
"unable to allocate desc segment for cyclic DMA\n");
|
|
||||||
return -ENOMEM;
|
|
||||||
}
|
|
||||||
chan->cyclic_seg_v->phys = chan->cyclic_seg_p;
|
|
||||||
}
|
|
||||||
|
|
||||||
dma_cookie_init(dchan);
|
dma_cookie_init(dchan);
|
||||||
|
|
||||||
if (chan->xdev->dma_config->dmatype == XDMA_TYPE_AXIDMA) {
|
if (chan->xdev->dma_config->dmatype == XDMA_TYPE_AXIDMA) {
|
||||||
|
Loading…
Reference in New Issue
Block a user