renegade-project/linux-next
2
0
Fork 0
mirror of https://github.com/edk2-porting/linux-next.git synced 2024-12-23 20:53:53 +08:00
Code

Renesas ARM Based SoC DT Updates for v3.16

Browse Source 
r8a7791 (R-Car M2) and r8a7790 (R-Car H2) SoCs
 * Add MSIOF nodes and aliases
 * Correct I2C clock parents
 
 r8a7791 (R-Car M2) SoC
 * Add EHCI MSTP clock
 
 r8a7791 (R-Car M2) based Koelsch and r8a7790 (R-Car H2) based Lager boards
 * Add MSIOF nodes
 * Add gpio-keys support for SW2
 * Enable I2C
 * Enable Quad SPI transfers for the SPI FLASH
 * Rename and lable spi to qspi, add spi0 alias
 * Set ethernet PHY LED mode
 
 r8a7779 (R-Car H1) and r8a7778 (R-Car M2) SoCs
 * Improve and correct HSPI nodes
 
 r8a7778 (R-Car M2) based Bock-W board
 * Add SPI FLASH
 
 r8a7740 (R-Mobile A1) SoC
 * Use r8a7740 suffix for i2c, mmcif, fsi2 compat strings
 
 r8a7740 (R-Mobile A1) based Armadillo800 EVA board
 * Enable RTC
 * Use KEY_* macros for gpio-keys
 
 EMEV2 (Emma Mobile EV2) based kzm9g board
 * Use KEY_* macros for gpio-keys
 -----BEGIN PGP SIGNATURE-----
 Version: GnuPG v1.4.14 (GNU/Linux)
 
 iQIcBAABAgAGBQJTVxU7AAoJENfPZGlqN0++RMQP/jTqlH234CX2SPrN9R8oz4Sy
 E6zLIbKjdID0Iw4brN8IDswwM5DO7efFdL5o6rNBCcue560Jotwiz6c8P2eFQgHR
 BlrwPXo4b8Em1ZQgXklGd5AXnwsm1AbsBa/RJDYuJbrDZNsC9k/zdWa3Sv+egKJr
 enIzwHIl2LZNCwrMuyXOW+uxpAzCppUL7X4ZYEw2VOJ4widBkjWJsDcewsgjNNXJ
 Y5k0xCMnkJEGssJY7lV1G9Vse07LyBAMx1o9PozPh6bQCqIZrOCZz1NdBMlpFU44
 xxWtTGd2Fl1ibHE63t0BT/ZWHJBVNtXazSaC78DYkIKzPMX8swEyvbeZ8hM08h0B
 xVcDavUTbdkSY2POsIvt1dzeI6h2ZNt3pKfPrn6TBe5QEFe3CKT/gts0bncH5m/6
 qlPcOCG6+N4VuhUMB8cUWSJnFfqmKOmM1w+1aPEbyXCIf/otEM7NDMEvfonlmep2
 zRMQaPcTbUJ+h9guulAVUFLlRa8wTa9UVC/ften+p8bOxf3oH+cgE3NBT/EM+oiN
 X96zNxWtRhiny4aWbPzK7Lu0X4eZvuuC90diUguHkhas4OveflD83M+59pkbjKV6
 eKrXZYDR5TKzQGpYnf2dg8+pXselypc7qeBTj8PUEsYwPnzwZrSbnzo3YmeRTshu
 VOOWcUaIZsvioGVyhDzF
 =1Izz
 -----END PGP SIGNATURE-----

Merge tag 'renesas-dt-for-v3.16' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas into next/dt

Merge "Renesas ARM Based SoC DT Updates for v3.16" from Simon Horman:

r8a7791 (R-Car M2) and r8a7790 (R-Car H2) SoCs
* Add MSIOF nodes and aliases
* Correct I2C clock parents

r8a7791 (R-Car M2) SoC
* Add EHCI MSTP clock

r8a7791 (R-Car M2) based Koelsch and r8a7790 (R-Car H2) based Lager boards
* Add MSIOF nodes
* Add gpio-keys support for SW2
* Enable I2C
* Enable Quad SPI transfers for the SPI FLASH
* Rename and lable spi to qspi, add spi0 alias
* Set ethernet PHY LED mode

r8a7779 (R-Car H1) and r8a7778 (R-Car M2) SoCs
* Improve and correct HSPI nodes

r8a7778 (R-Car M2) based Bock-W board
* Add SPI FLASH

r8a7740 (R-Mobile A1) SoC
* Use r8a7740 suffix for i2c, mmcif, fsi2 compat strings

r8a7740 (R-Mobile A1) based Armadillo800 EVA board
* Enable RTC
* Use KEY_* macros for gpio-keys

EMEV2 (Emma Mobile EV2) based kzm9g board
* Use KEY_* macros for gpio-keys

* tag 'renesas-dt-for-v3.16' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas: (33 commits)
  ARM: shmobile: armadillo-reference dts: Seiko Instruments, Inc is "sii"
  ARM: shmobile: lager dts: Enable Quad SPI transfers for the SPI FLASH
  ARM: shmobile: koelsch dts: Enable Quad SPI transfers for the SPI FLASH
  ARM: shmobile: r8a7790: add IIC(B) cores to dtsi
  ARM: shmobile: r8a7790: add IIC(B) clocks to dtsi
  ARM: shmobile: r8a7790: add IIC0-2 clock macros
  ARM: shmobile: r8a7791: Fix the I2C clocks parents in DT
  ARM: shmobile: r8a7790: Fix the I2C clocks parents in DT
  ARM: shmobile: lager: Correct setting of ethernet PHY LED mode
  ARM: shmobile: armadillo-reference dts: enable RTC
  ARM: shmobile: r8a7791: Add EHCI MSTP clock
  ARM: shmobile: Use r8a7740 suffix for i2c, mmcif, fsi2 compat strings
  ARM: shmobile: koelsch: activate i2c6 bus
  ARM: shmobile: koelsch: make i2c2-pfc node unique
  ARM: shmobile: r8a7791: add IIC(B) cores to dtsi
  ARM: shmobile: r8a7791: add IIC(B) clocks to dtsi
  ARM: shmobile: r8a7791: add IIC0/1 clock macros
  ARM: shmobile: kzm9g-reference dts: Use KEY_* macros for gpio-keys
  ARM: shmobile: armadillo-reference dts: Use KEY_* macros for gpio-keys
  ARM: shmobile: koelsch: Set ethernet PHY LED mode
  ...

Signed-off-by: Olof Johansson <olof@lixom.net>
This commit is contained in:
Olof Johansson 2014-05-05 14:33:48 -07:00
commit 7de24debea
12 changed files with 402 additions and 72 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
arch/arm/boot/dts/r8a7740-armadillo800eva-reference.dts
View File

@ -11,6 +11,7 @@
/dts-v1/; /dts-v1/;
#include "r8a7740.dtsi" #include "r8a7740.dtsi"
#include <dt-bindings/gpio/gpio.h> #include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/interrupt-controller/irq.h> #include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/pwm/pwm.h> #include <dt-bindings/pwm/pwm.h>
@ -77,26 +78,26 @@
power-key { power-key {
gpios = <&pfc 99 GPIO_ACTIVE_LOW>; gpios = <&pfc 99 GPIO_ACTIVE_LOW>;
linux,code = <116>; linux,code = <KEY_POWER>;
label = "SW3"; label = "SW3";
gpio-key,wakeup; gpio-key,wakeup;
}; };
back-key { back-key {
gpios = <&pfc 100 GPIO_ACTIVE_LOW>; gpios = <&pfc 100 GPIO_ACTIVE_LOW>;
linux,code = <158>; linux,code = <KEY_BACK>;
label = "SW4"; label = "SW4";
}; };
menu-key { menu-key {
gpios = <&pfc 97 GPIO_ACTIVE_LOW>; gpios = <&pfc 97 GPIO_ACTIVE_LOW>;
linux,code = <139>; linux,code = <KEY_MENU>;
label = "SW5"; label = "SW5";
}; };
home-key { home-key {
gpios = <&pfc 98 GPIO_ACTIVE_LOW>; gpios = <&pfc 98 GPIO_ACTIVE_LOW>;
linux,code = <102>; linux,code = <KEY_HOME>;
label = "SW6"; label = "SW6";
}; };
}; };
@ -117,6 +118,16 @@
}; };
}; };
i2c2: i2c@2 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "i2c-gpio";
gpios = <&pfc 208 GPIO_ACTIVE_HIGH /* sda */
&pfc 91 GPIO_ACTIVE_HIGH /* scl */
>;
i2c-gpio,delay-us = <5>;
};
backlight { backlight {
compatible = "pwm-backlight"; compatible = "pwm-backlight";
pwms = <&tpu 2 33333 PWM_POLARITY_INVERTED>; pwms = <&tpu 2 33333 PWM_POLARITY_INVERTED>;
@ -166,6 +177,14 @@
}; };
}; };
&i2c2 {
status = "okay";
rtc@30 {
compatible = "sii,s35390a";
reg = <0x30>;
};
};
&pfc { &pfc {
pinctrl-0 = <&scifa1_pins>; pinctrl-0 = <&scifa1_pins>;
pinctrl-names = "default"; pinctrl-names = "default";

8
arch/arm/boot/dts/r8a7740.dtsi
View File

@ -125,7 +125,7 @@
i2c0: i2c@fff20000 { i2c0: i2c@fff20000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
compatible = "renesas,rmobile-iic"; compatible = "renesas,iic-r8a7740", "renesas,rmobile-iic";
reg = <0xfff20000 0x425>; reg = <0xfff20000 0x425>;
interrupt-parent = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 201 IRQ_TYPE_LEVEL_HIGH interrupts = <0 201 IRQ_TYPE_LEVEL_HIGH
@ -138,7 +138,7 @@
i2c1: i2c@e6c20000 { i2c1: i2c@e6c20000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
compatible = "renesas,rmobile-iic"; compatible = "renesas,iic-r8a7740", "renesas,rmobile-iic";
reg = <0xe6c20000 0x425>; reg = <0xe6c20000 0x425>;
interrupt-parent = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 70 IRQ_TYPE_LEVEL_HIGH interrupts = <0 70 IRQ_TYPE_LEVEL_HIGH
@ -173,7 +173,7 @@
}; };
mmcif0: mmc@e6bd0000 { mmcif0: mmc@e6bd0000 {
compatible = "renesas,sh-mmcif"; compatible = "renesas,mmcif-r8a7740", "renesas,sh-mmcif";
reg = <0xe6bd0000 0x100>; reg = <0xe6bd0000 0x100>;
interrupt-parent = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH
@ -219,7 +219,7 @@
sh_fsi2: sound@fe1f0000 { sh_fsi2: sound@fe1f0000 {
#sound-dai-cells = <1>; #sound-dai-cells = <1>;
compatible = "renesas,sh_fsi2"; compatible = "renesas,fsi2-r8a7740", "renesas,sh_fsi2";
reg = <0xfe1f0000 0x400>; reg = <0xfe1f0000 0x400>;
interrupt-parent = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 9 0x4>; interrupts = <0 9 0x4>;

14
arch/arm/boot/dts/r8a7778-bockw-reference.dts
View File

@ -109,4 +109,18 @@
pinctrl-0 = <&hspi0_pins>; pinctrl-0 = <&hspi0_pins>;
pinctrl-names = "default"; pinctrl-names = "default";
status = "okay"; status = "okay";
flash: flash@0 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "spansion,s25fl008k";
reg = <0>;
spi-max-frequency = <104000000>;
m25p,fast-read;
partition@0 {
label = "data(spi)";
reg = <0x00000000 0x00100000>;
};
};
}; };

18
arch/arm/boot/dts/r8a7778.dtsi
View File

@ -204,26 +204,32 @@
}; };
hspi0: spi@fffc7000 { hspi0: spi@fffc7000 {
compatible = "renesas,hspi"; compatible = "renesas,hspi-r8a7778", "renesas,hspi";
reg = <0xfffc7000 0x18>; reg = <0xfffc7000 0x18>;
interrupt-controller = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 63 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 63 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled"; status = "disabled";
}; };
hspi1: spi@fffc8000 { hspi1: spi@fffc8000 {
compatible = "renesas,hspi"; compatible = "renesas,hspi-r8a7778", "renesas,hspi";
reg = <0xfffc8000 0x18>; reg = <0xfffc8000 0x18>;
interrupt-controller = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 84 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 84 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled"; status = "disabled";
}; };
hspi2: spi@fffc6000 { hspi2: spi@fffc6000 {
compatible = "renesas,hspi"; compatible = "renesas,hspi-r8a7778", "renesas,hspi";
reg = <0xfffc6000 0x18>; reg = <0xfffc6000 0x18>;
interrupt-controller = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 85 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 85 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled"; status = "disabled";
}; };
}; };

18
arch/arm/boot/dts/r8a7779.dtsi
View File

@ -256,26 +256,32 @@
}; };
hspi0: spi@fffc7000 { hspi0: spi@fffc7000 {
compatible = "renesas,hspi"; compatible = "renesas,hspi-r8a7779", "renesas,hspi";
reg = <0xfffc7000 0x18>; reg = <0xfffc7000 0x18>;
interrupt-controller = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 73 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 73 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled"; status = "disabled";
}; };
hspi1: spi@fffc8000 { hspi1: spi@fffc8000 {
compatible = "renesas,hspi"; compatible = "renesas,hspi-r8a7779", "renesas,hspi";
reg = <0xfffc8000 0x18>; reg = <0xfffc8000 0x18>;
interrupt-controller = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 74 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 74 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled"; status = "disabled";
}; };
hspi2: spi@fffc6000 { hspi2: spi@fffc6000 {
compatible = "renesas,hspi"; compatible = "renesas,hspi-r8a7779", "renesas,hspi";
reg = <0xfffc6000 0x18>; reg = <0xfffc6000 0x18>;
interrupt-controller = <&gic>; interrupt-parent = <&gic>;
interrupts = <0 75 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 75 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled"; status = "disabled";
}; };
}; };

63
arch/arm/boot/dts/r8a7790-lager.dts
View File

@ -12,6 +12,7 @@
/dts-v1/; /dts-v1/;
#include "r8a7790.dtsi" #include "r8a7790.dtsi"
#include <dt-bindings/gpio/gpio.h> #include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
/ { / {
model = "Lager"; model = "Lager";
@ -36,6 +37,39 @@
#size-cells = <1>; #size-cells = <1>;
}; };
gpio_keys {
compatible = "gpio-keys";
button@1 {
linux,code = <KEY_1>;
label = "SW2-1";
gpio-key,wakeup;
debounce-interval = <20>;
gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
};
button@2 {
linux,code = <KEY_2>;
label = "SW2-2";
gpio-key,wakeup;
debounce-interval = <20>;
gpios = <&gpio1 24 GPIO_ACTIVE_LOW>;
};
button@3 {
linux,code = <KEY_3>;
label = "SW2-3";
gpio-key,wakeup;
debounce-interval = <20>;
gpios = <&gpio1 26 GPIO_ACTIVE_LOW>;
};
button@4 {
linux,code = <KEY_4>;
label = "SW2-4";
gpio-key,wakeup;
debounce-interval = <20>;
gpios = <&gpio1 28 GPIO_ACTIVE_LOW>;
};
};
leds { leds {
compatible = "gpio-leds"; compatible = "gpio-leds";
led6 { led6 {
@ -155,10 +189,16 @@
renesas,function = "mmc1"; renesas,function = "mmc1";
}; };
qspi_pins: spi { qspi_pins: spi0 {
renesas,groups = "qspi_ctrl", "qspi_data4"; renesas,groups = "qspi_ctrl", "qspi_data4";
renesas,function = "qspi"; renesas,function = "qspi";
}; };
msiof1_pins: spi2 {
renesas,groups = "msiof1_clk", "msiof1_sync", "msiof1_rx",
"msiof1_tx";
renesas,function = "msiof1";
};
}; };
&ether { &ether {
@ -173,6 +213,7 @@
reg = <1>; reg = <1>;
interrupt-parent = <&irqc0>; interrupt-parent = <&irqc0>;
interrupts = <0 IRQ_TYPE_LEVEL_LOW>; interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
micrel,led-mode = <1>;
}; };
}; };
@ -190,7 +231,7 @@
status = "okay"; status = "okay";
}; };
&spi { &qspi {
pinctrl-0 = <&qspi_pins>; pinctrl-0 = <&qspi_pins>;
pinctrl-names = "default"; pinctrl-names = "default";
@ -202,6 +243,8 @@
compatible = "spansion,s25fl512s"; compatible = "spansion,s25fl512s";
reg = <0>; reg = <0>;
spi-max-frequency = <30000000>; spi-max-frequency = <30000000>;
spi-tx-bus-width = <4>;
spi-rx-bus-width = <4>;
m25p,fast-read; m25p,fast-read;
partition@0 { partition@0 {
@ -221,6 +264,22 @@
}; };
}; };
&msiof1 {
pinctrl-0 = <&msiof1_pins>;
pinctrl-names = "default";
status = "okay";
pmic: pmic@0 {
compatible = "renesas,r2a11302ft";
reg = <0>;
spi-max-frequency = <6000000>;
spi-cpol;
spi-cpha;
};
};
&sdhi0 { &sdhi0 {
pinctrl-0 = <&sdhi0_pins>; pinctrl-0 = <&sdhi0_pins>;
pinctrl-names = "default"; pinctrl-names = "default";

120
arch/arm/boot/dts/r8a7790.dtsi
View File

@ -24,6 +24,15 @@
i2c1 = &i2c1; i2c1 = &i2c1;
i2c2 = &i2c2; i2c2 = &i2c2;
i2c3 = &i2c3; i2c3 = &i2c3;
i2c4 = &iic0;
i2c5 = &iic1;
i2c6 = &iic2;
i2c7 = &iic3;
spi0 = &qspi;
spi1 = &msiof0;
spi2 = &msiof1;
spi3 = &msiof2;
spi4 = &msiof3;
}; };
cpus { cpus {
@ -231,6 +240,46 @@
status = "disabled"; status = "disabled";
}; };
iic0: i2c@e6500000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "renesas,iic-r8a7790", "renesas,rmobile-iic";
reg = <0 0xe6500000 0 0x425>;
interrupts = <0 174 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp3_clks R8A7790_CLK_IIC0>;
status = "disabled";
};
iic1: i2c@e6510000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "renesas,iic-r8a7790", "renesas,rmobile-iic";
reg = <0 0xe6510000 0 0x425>;
interrupts = <0 175 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp3_clks R8A7790_CLK_IIC1>;
status = "disabled";
};
iic2: i2c@e6520000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "renesas,iic-r8a7790", "renesas,rmobile-iic";
reg = <0 0xe6520000 0 0x425>;
interrupts = <0 176 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp3_clks R8A7790_CLK_IIC2>;
status = "disabled";
};
iic3: i2c@e60b0000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "renesas,iic-r8a7790", "renesas,rmobile-iic";
reg = <0 0xe60b0000 0 0x425>;
interrupts = <0 173 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp9_clks R8A7790_CLK_IICDVFS>;
status = "disabled";
};
mmcif0: mmcif@ee200000 { mmcif0: mmcif@ee200000 {
compatible = "renesas,mmcif-r8a7790", "renesas,sh-mmcif"; compatible = "renesas,mmcif-r8a7790", "renesas,sh-mmcif";
reg = <0 0xee200000 0 0x80>; reg = <0 0xee200000 0 0x80>;
@ -697,18 +746,19 @@
mstp3_clks: mstp3_clks@e615013c { mstp3_clks: mstp3_clks@e615013c {
compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks"; compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
reg = <0 0xe615013c 0 4>, <0 0xe6150048 0 4>; reg = <0 0xe615013c 0 4>, <0 0xe6150048 0 4>;
clocks = <&cp_clk>, <&mmc1_clk>, <&sd3_clk>, <&sd2_clk>, clocks = <&hp_clk>, <&cp_clk>, <&mmc1_clk>, <&sd3_clk>,
<&cpg_clocks R8A7790_CLK_SD1>, <&cpg_clocks R8A7790_CLK_SD0>, <&sd2_clk>, <&cpg_clocks R8A7790_CLK_SD1>, <&cpg_clocks R8A7790_CLK_SD0>, <&mmc0_clk>,
<&mmc0_clk>, <&rclk_clk>; <&hp_clk>, <&hp_clk>, <&rclk_clk>;
#clock-cells = <1>; #clock-cells = <1>;
renesas,clock-indices = < renesas,clock-indices = <
R8A7790_CLK_TPU0 R8A7790_CLK_MMCIF1 R8A7790_CLK_SDHI3 R8A7790_CLK_IIC2 R8A7790_CLK_TPU0 R8A7790_CLK_MMCIF1 R8A7790_CLK_SDHI3
R8A7790_CLK_SDHI2 R8A7790_CLK_SDHI1 R8A7790_CLK_SDHI0 R8A7790_CLK_SDHI2 R8A7790_CLK_SDHI1 R8A7790_CLK_SDHI0 R8A7790_CLK_MMCIF0
R8A7790_CLK_MMCIF0 R8A7790_CLK_CMT1 R8A7790_CLK_IIC0 R8A7790_CLK_IIC1 R8A7790_CLK_CMT1
>; >;
clock-output-names = clock-output-names =
"tpu0", "mmcif1", "sdhi3", "sdhi2", "iic2", "tpu0", "mmcif1", "sdhi3",
"sdhi1", "sdhi0", "mmcif0", "cmt1"; "sdhi2", "sdhi1", "sdhi0", "mmcif0",
"iic0", "iic1", "cmt1";
}; };
mstp5_clks: mstp5_clks@e6150144 { mstp5_clks: mstp5_clks@e6150144 {
compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks"; compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
@ -752,20 +802,20 @@
mstp9_clks: mstp9_clks@e6150994 { mstp9_clks: mstp9_clks@e6150994 {
compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks"; compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
reg = <0 0xe6150994 0 4>, <0 0xe61509a4 0 4>; reg = <0 0xe6150994 0 4>, <0 0xe61509a4 0 4>;
clocks = <&p_clk>, <&p_clk>, <&cpg_clocks R8A7790_CLK_QSPI>, clocks = <&p_clk>, <&p_clk>, <&cpg_clocks R8A7790_CLK_QSPI>, <&cp_clk>,
<&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>; <&hp_clk>, <&hp_clk>, <&hp_clk>, <&hp_clk>;
#clock-cells = <1>; #clock-cells = <1>;
renesas,clock-indices = < renesas,clock-indices = <
R8A7790_CLK_RCAN1 R8A7790_CLK_RCAN0 R8A7790_CLK_QSPI_MOD R8A7790_CLK_RCAN1 R8A7790_CLK_RCAN0 R8A7790_CLK_QSPI_MOD R8A7790_CLK_IICDVFS
R8A7790_CLK_I2C3 R8A7790_CLK_I2C2 R8A7790_CLK_I2C1 R8A7790_CLK_I2C3 R8A7790_CLK_I2C2 R8A7790_CLK_I2C1 R8A7790_CLK_I2C0
R8A7790_CLK_I2C0
>; >;
clock-output-names = clock-output-names =
"rcan1", "rcan0", "qspi_mod", "i2c3", "i2c2", "i2c1", "i2c0"; "rcan1", "rcan0", "qspi_mod", "iic3",
"i2c3", "i2c2", "i2c1", "i2c0";
}; };
}; };
spi: spi@e6b10000 { qspi: spi@e6b10000 {
compatible = "renesas,qspi-r8a7790", "renesas,qspi"; compatible = "renesas,qspi-r8a7790", "renesas,qspi";
reg = <0 0xe6b10000 0 0x2c>; reg = <0 0xe6b10000 0 0x2c>;
interrupts = <0 184 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 184 IRQ_TYPE_LEVEL_HIGH>;
@ -775,4 +825,44 @@
#size-cells = <0>; #size-cells = <0>;
status = "disabled"; status = "disabled";
}; };
msiof0: spi@e6e20000 {
compatible = "renesas,msiof-r8a7790";
reg = <0 0xe6e20000 0 0x0064>;
interrupts = <0 156 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp0_clks R8A7790_CLK_MSIOF0>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
msiof1: spi@e6e10000 {
compatible = "renesas,msiof-r8a7790";
reg = <0 0xe6e10000 0 0x0064>;
interrupts = <0 157 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7790_CLK_MSIOF1>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
msiof2: spi@e6e00000 {
compatible = "renesas,msiof-r8a7790";
reg = <0 0xe6e00000 0 0x0064>;
interrupts = <0 158 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7790_CLK_MSIOF2>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
msiof3: spi@e6c90000 {
compatible = "renesas,msiof-r8a7790";
reg = <0 0xe6c90000 0 0x0064>;
interrupts = <0 159 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7790_CLK_MSIOF3>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
}; };

78
arch/arm/boot/dts/r8a7791-koelsch.dts
View File

@ -13,6 +13,7 @@
/dts-v1/; /dts-v1/;
#include "r8a7791.dtsi" #include "r8a7791.dtsi"
#include <dt-bindings/gpio/gpio.h> #include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
/ { / {
model = "Koelsch"; model = "Koelsch";
@ -40,51 +41,79 @@
gpio-keys { gpio-keys {
compatible = "gpio-keys"; compatible = "gpio-keys";
key-1 {
gpios = <&gpio5 0 GPIO_ACTIVE_LOW>;
linux,code = <KEY_1>;
label = "SW2-1";
gpio-key,wakeup;
debounce-interval = <20>;
};
key-2 {
gpios = <&gpio5 1 GPIO_ACTIVE_LOW>;
linux,code = <KEY_2>;
label = "SW2-2";
gpio-key,wakeup;
debounce-interval = <20>;
};
key-3 {
gpios = <&gpio5 2 GPIO_ACTIVE_LOW>;
linux,code = <KEY_3>;
label = "SW2-3";
gpio-key,wakeup;
debounce-interval = <20>;
};
key-4 {
gpios = <&gpio5 3 GPIO_ACTIVE_LOW>;
linux,code = <KEY_4>;
label = "SW2-4";
gpio-key,wakeup;
debounce-interval = <20>;
};
key-a { key-a {
gpios = <&gpio7 0 GPIO_ACTIVE_LOW>; gpios = <&gpio7 0 GPIO_ACTIVE_LOW>;
linux,code = <30>; linux,code = <KEY_A>;
label = "SW30"; label = "SW30";
gpio-key,wakeup; gpio-key,wakeup;
debounce-interval = <20>; debounce-interval = <20>;
}; };
key-b { key-b {
gpios = <&gpio7 1 GPIO_ACTIVE_LOW>; gpios = <&gpio7 1 GPIO_ACTIVE_LOW>;
linux,code = <48>; linux,code = <KEY_B>;
label = "SW31"; label = "SW31";
gpio-key,wakeup; gpio-key,wakeup;
debounce-interval = <20>; debounce-interval = <20>;
}; };
key-c { key-c {
gpios = <&gpio7 2 GPIO_ACTIVE_LOW>; gpios = <&gpio7 2 GPIO_ACTIVE_LOW>;
linux,code = <46>; linux,code = <KEY_C>;
label = "SW32"; label = "SW32";
gpio-key,wakeup; gpio-key,wakeup;
debounce-interval = <20>; debounce-interval = <20>;
}; };
key-d { key-d {
gpios = <&gpio7 3 GPIO_ACTIVE_LOW>; gpios = <&gpio7 3 GPIO_ACTIVE_LOW>;
linux,code = <32>; linux,code = <KEY_D>;
label = "SW33"; label = "SW33";
gpio-key,wakeup; gpio-key,wakeup;
debounce-interval = <20>; debounce-interval = <20>;
}; };
key-e { key-e {
gpios = <&gpio7 4 GPIO_ACTIVE_LOW>; gpios = <&gpio7 4 GPIO_ACTIVE_LOW>;
linux,code = <18>; linux,code = <KEY_E>;
label = "SW34"; label = "SW34";
gpio-key,wakeup; gpio-key,wakeup;
debounce-interval = <20>; debounce-interval = <20>;
}; };
key-f { key-f {
gpios = <&gpio7 5 GPIO_ACTIVE_LOW>; gpios = <&gpio7 5 GPIO_ACTIVE_LOW>;
linux,code = <33>; linux,code = <KEY_F>;
label = "SW35"; label = "SW35";
gpio-key,wakeup; gpio-key,wakeup;
debounce-interval = <20>; debounce-interval = <20>;
}; };
key-g { key-g {
gpios = <&gpio7 6 GPIO_ACTIVE_LOW>; gpios = <&gpio7 6 GPIO_ACTIVE_LOW>;
linux,code = <34>; linux,code = <KEY_G>;
label = "SW36"; label = "SW36";
gpio-key,wakeup; gpio-key,wakeup;
debounce-interval = <20>; debounce-interval = <20>;
@ -195,11 +224,16 @@
}; };
}; };
&i2c6 {
status = "okay";
clock-frequency = <100000>;
};
&pfc { &pfc {
pinctrl-0 = <&du_pins &scif0_pins &scif1_pins>; pinctrl-0 = <&du_pins &scif0_pins &scif1_pins>;
pinctrl-names = "default"; pinctrl-names = "default";
i2c2_pins: i2c { i2c2_pins: i2c2 {
renesas,groups = "i2c2"; renesas,groups = "i2c2";
renesas,function = "i2c2"; renesas,function = "i2c2";
}; };
@ -244,10 +278,16 @@
renesas,function = "sdhi2"; renesas,function = "sdhi2";
}; };
qspi_pins: spi { qspi_pins: spi0 {
renesas,groups = "qspi_ctrl", "qspi_data4"; renesas,groups = "qspi_ctrl", "qspi_data4";
renesas,function = "qspi"; renesas,function = "qspi";
}; };
msiof0_pins: spi1 {
renesas,groups = "msiof0_clk", "msiof0_sync", "msiof0_rx",
"msiof0_tx";
renesas,function = "msiof0";
};
}; };
&ether { &ether {
@ -262,6 +302,7 @@
reg = <1>; reg = <1>;
interrupt-parent = <&irqc0>; interrupt-parent = <&irqc0>;
interrupts = <0 IRQ_TYPE_LEVEL_LOW>; interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
micrel,led-mode = <1>;
}; };
}; };
@ -301,7 +342,7 @@
status = "okay"; status = "okay";
}; };
&spi { &qspi {
pinctrl-0 = <&qspi_pins>; pinctrl-0 = <&qspi_pins>;
pinctrl-names = "default"; pinctrl-names = "default";
@ -313,6 +354,8 @@
compatible = "spansion,s25fl512s"; compatible = "spansion,s25fl512s";
reg = <0>; reg = <0>;
spi-max-frequency = <30000000>; spi-max-frequency = <30000000>;
spi-tx-bus-width = <4>;
spi-rx-bus-width = <4>;
m25p,fast-read; m25p,fast-read;
partition@0 { partition@0 {
@ -331,3 +374,18 @@
}; };
}; };
}; };
&msiof0 {
pinctrl-0 = <&msiof0_pins>;
pinctrl-names = "default";
status = "okay";
pmic: pmic@0 {
compatible = "renesas,r2a11302ft";
reg = <0>;
spi-max-frequency = <6000000>;
spi-cpol;
spi-cpha;
};
};

107
arch/arm/boot/dts/r8a7791.dtsi
View File

@ -27,6 +27,13 @@
i2c3 = &i2c3; i2c3 = &i2c3;
i2c4 = &i2c4; i2c4 = &i2c4;
i2c5 = &i2c5; i2c5 = &i2c5;
i2c6 = &i2c6;
i2c7 = &i2c7;
i2c8 = &i2c8;
spi0 = &qspi;
spi1 = &msiof0;
spi2 = &msiof1;
spi3 = &msiof2;
}; };
cpus { cpus {
@ -37,14 +44,14 @@
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a15"; compatible = "arm,cortex-a15";
reg = <0>; reg = <0>;
clock-frequency = <1300000000>; clock-frequency = <1500000000>;
}; };
cpu1: cpu@1 { cpu1: cpu@1 {
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a15"; compatible = "arm,cortex-a15";
reg = <1>; reg = <1>;
clock-frequency = <1300000000>; clock-frequency = <1500000000>;
}; };
}; };
@ -180,6 +187,7 @@
<0 17 IRQ_TYPE_LEVEL_HIGH>; <0 17 IRQ_TYPE_LEVEL_HIGH>;
}; };
/* The memory map in the User's Manual maps the cores to bus numbers */
i2c0: i2c@e6508000 { i2c0: i2c@e6508000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
@ -231,6 +239,7 @@
}; };
i2c5: i2c@e6528000 { i2c5: i2c@e6528000 {
/* doesn't need pinmux */
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
compatible = "renesas,i2c-r8a7791"; compatible = "renesas,i2c-r8a7791";
@ -240,6 +249,37 @@
status = "disabled"; status = "disabled";
}; };
i2c6: i2c@e60b0000 {
/* doesn't need pinmux */
#address-cells = <1>;
#size-cells = <0>;
compatible = "renesas,iic-r8a7791", "renesas,rmobile-iic";
reg = <0 0xe60b0000 0 0x425>;
interrupts = <0 173 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp9_clks R8A7791_CLK_IICDVFS>;
status = "disabled";
};
i2c7: i2c@e6500000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "renesas,iic-r8a7791", "renesas,rmobile-iic";
reg = <0 0xe6500000 0 0x425>;
interrupts = <0 174 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp3_clks R8A7791_CLK_IIC0>;
status = "disabled";
};
i2c8: i2c@e6510000 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "renesas,iic-r8a7791", "renesas,rmobile-iic";
reg = <0 0xe6510000 0 0x425>;
interrupts = <0 175 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp3_clks R8A7791_CLK_IIC1>;
status = "disabled";
};
pfc: pfc@e6060000 { pfc: pfc@e6060000 {
compatible = "renesas,pfc-r8a7791"; compatible = "renesas,pfc-r8a7791";
reg = <0 0xe6060000 0 0x250>; reg = <0 0xe6060000 0 0x250>;
@ -712,15 +752,16 @@
mstp3_clks: mstp3_clks@e615013c { mstp3_clks: mstp3_clks@e615013c {
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks"; compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
reg = <0 0xe615013c 0 4>, <0 0xe6150048 0 4>; reg = <0 0xe615013c 0 4>, <0 0xe6150048 0 4>;
clocks = <&cp_clk>, <&sd2_clk>, <&sd1_clk>, clocks = <&cp_clk>, <&sd2_clk>, <&sd1_clk>, <&cpg_clocks R8A7791_CLK_SD0>,
<&cpg_clocks R8A7791_CLK_SD0>, <&mmc0_clk>, <&rclk_clk>; <&mmc0_clk>, <&hp_clk>, <&hp_clk>, <&rclk_clk>;
#clock-cells = <1>; #clock-cells = <1>;
renesas,clock-indices = < renesas,clock-indices = <
R8A7791_CLK_TPU0 R8A7791_CLK_SDHI2 R8A7791_CLK_SDHI1 R8A7791_CLK_TPU0 R8A7791_CLK_SDHI2 R8A7791_CLK_SDHI1 R8A7791_CLK_SDHI0
R8A7791_CLK_SDHI0 R8A7791_CLK_MMCIF0 R8A7791_CLK_CMT1 R8A7791_CLK_MMCIF0 R8A7791_CLK_IIC0 R8A7791_CLK_IIC1 R8A7791_CLK_CMT1
>; >;
clock-output-names = clock-output-names =
"tpu0", "sdhi2", "sdhi1", "sdhi0", "mmcif0", "cmt1"; "tpu0", "sdhi2", "sdhi1", "sdhi0",
"mmcif0", "i2c7", "i2c8", "cmt1";
}; };
mstp5_clks: mstp5_clks@e6150144 { mstp5_clks: mstp5_clks@e6150144 {
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks"; compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
@ -733,19 +774,19 @@
mstp7_clks: mstp7_clks@e615014c { mstp7_clks: mstp7_clks@e615014c {
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks"; compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
reg = <0 0xe615014c 0 4>, <0 0xe61501c4 0 4>; reg = <0 0xe615014c 0 4>, <0 0xe61501c4 0 4>;
clocks = <&mp_clk>, <&zs_clk>, <&p_clk>, <&p_clk>, <&zs_clk>, clocks = <&mp_clk>, <&mp_clk>, <&zs_clk>, <&p_clk>, <&p_clk>, <&zs_clk>,
<&zs_clk>, <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>, <&zs_clk>, <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>,
<&zx_clk>, <&zx_clk>, <&zx_clk>; <&zx_clk>, <&zx_clk>, <&zx_clk>;
#clock-cells = <1>; #clock-cells = <1>;
renesas,clock-indices = < renesas,clock-indices = <
R8A7791_CLK_HSUSB R8A7791_CLK_HSCIF2 R8A7791_CLK_SCIF5 R8A7791_CLK_EHCI R8A7791_CLK_HSUSB R8A7791_CLK_HSCIF2 R8A7791_CLK_SCIF5
R8A7791_CLK_SCIF4 R8A7791_CLK_HSCIF1 R8A7791_CLK_HSCIF0 R8A7791_CLK_SCIF4 R8A7791_CLK_HSCIF1 R8A7791_CLK_HSCIF0
R8A7791_CLK_SCIF3 R8A7791_CLK_SCIF2 R8A7791_CLK_SCIF1 R8A7791_CLK_SCIF3 R8A7791_CLK_SCIF2 R8A7791_CLK_SCIF1
R8A7791_CLK_SCIF0 R8A7791_CLK_DU1 R8A7791_CLK_DU0 R8A7791_CLK_SCIF0 R8A7791_CLK_DU1 R8A7791_CLK_DU0
R8A7791_CLK_LVDS0 R8A7791_CLK_LVDS0
>; >;
clock-output-names = clock-output-names =
"hsusb", "hscif2", "scif5", "scif4", "hscif1", "hscif0", "ehci", "hsusb", "hscif2", "scif5", "scif4", "hscif1", "hscif0",
"scif3", "scif2", "scif1", "scif0", "du1", "du0", "lvds0"; "scif3", "scif2", "scif1", "scif0", "du1", "du0", "lvds0";
}; };
mstp8_clks: mstp8_clks@e6150990 { mstp8_clks: mstp8_clks@e6150990 {
@ -764,17 +805,17 @@
mstp9_clks: mstp9_clks@e6150994 { mstp9_clks: mstp9_clks@e6150994 {
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks"; compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
reg = <0 0xe6150994 0 4>, <0 0xe61509a4 0 4>; reg = <0 0xe6150994 0 4>, <0 0xe61509a4 0 4>;
clocks = <&p_clk>, <&p_clk>, <&cpg_clocks R8A7791_CLK_QSPI>, clocks = <&p_clk>, <&p_clk>, <&cpg_clocks R8A7791_CLK_QSPI>, <&hp_clk>,
<&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>, <&cp_clk>, <&hp_clk>, <&hp_clk>, <&hp_clk>,
<&p_clk>; <&hp_clk>, <&hp_clk>;
#clock-cells = <1>; #clock-cells = <1>;
renesas,clock-indices = < renesas,clock-indices = <
R8A7791_CLK_RCAN1 R8A7791_CLK_RCAN0 R8A7791_CLK_QSPI_MOD R8A7791_CLK_RCAN1 R8A7791_CLK_RCAN0 R8A7791_CLK_QSPI_MOD R8A7791_CLK_I2C5
R8A7791_CLK_I2C5 R8A7791_CLK_I2C4 R8A7791_CLK_I2C3 R8A7791_CLK_IICDVFS R8A7791_CLK_I2C4 R8A7791_CLK_I2C3 R8A7791_CLK_I2C2
R8A7791_CLK_I2C2 R8A7791_CLK_I2C1 R8A7791_CLK_I2C0 R8A7791_CLK_I2C1 R8A7791_CLK_I2C0
>; >;
clock-output-names = clock-output-names =
"rcan1", "rcan0", "qspi_mod", "i2c5", "i2c4", "i2c3", "rcan1", "rcan0", "qspi_mod", "i2c5", "i2c6", "i2c4", "i2c3",
"i2c2", "i2c1", "i2c0"; "i2c2", "i2c1", "i2c0";
}; };
mstp11_clks: mstp11_clks@e615099c { mstp11_clks: mstp11_clks@e615099c {
@ -789,7 +830,7 @@
}; };
}; };
spi: spi@e6b10000 { qspi: spi@e6b10000 {
compatible = "renesas,qspi-r8a7791", "renesas,qspi"; compatible = "renesas,qspi-r8a7791", "renesas,qspi";
reg = <0 0xe6b10000 0 0x2c>; reg = <0 0xe6b10000 0 0x2c>;
interrupts = <0 184 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 184 IRQ_TYPE_LEVEL_HIGH>;
@ -799,4 +840,34 @@
#size-cells = <0>; #size-cells = <0>;
status = "disabled"; status = "disabled";
}; };
msiof0: spi@e6e20000 {
compatible = "renesas,msiof-r8a7791";
reg = <0 0xe6e20000 0 0x0064>;
interrupts = <0 156 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp0_clks R8A7791_CLK_MSIOF0>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
msiof1: spi@e6e10000 {
compatible = "renesas,msiof-r8a7791";
reg = <0 0xe6e10000 0 0x0064>;
interrupts = <0 157 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7791_CLK_MSIOF1>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
msiof2: spi@e6e00000 {
compatible = "renesas,msiof-r8a7791";
reg = <0 0xe6e00000 0 0x0064>;
interrupts = <0 158 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp2_clks R8A7791_CLK_MSIOF2>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
}; };

15
arch/arm/boot/dts/sh73a0-kzm9g-reference.dts
View File

@ -14,6 +14,7 @@
/dts-v1/; /dts-v1/;
#include "sh73a0.dtsi" #include "sh73a0.dtsi"
#include <dt-bindings/gpio/gpio.h> #include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/interrupt-controller/irq.h> #include <dt-bindings/interrupt-controller/irq.h>
/ { / {
@ -112,43 +113,43 @@
back-key { back-key {
gpios = <&pcf8575 8 GPIO_ACTIVE_LOW>; gpios = <&pcf8575 8 GPIO_ACTIVE_LOW>;
linux,code = <158>; linux,code = <KEY_BACK>;
label = "SW3"; label = "SW3";
}; };
right-key { right-key {
gpios = <&pcf8575 9 GPIO_ACTIVE_LOW>; gpios = <&pcf8575 9 GPIO_ACTIVE_LOW>;
linux,code = <106>; linux,code = <KEY_RIGHT>;
label = "SW2-R"; label = "SW2-R";
}; };
left-key { left-key {
gpios = <&pcf8575 10 GPIO_ACTIVE_LOW>; gpios = <&pcf8575 10 GPIO_ACTIVE_LOW>;
linux,code = <105>; linux,code = <KEY_LEFT>;
label = "SW2-L"; label = "SW2-L";
}; };
enter-key { enter-key {
gpios = <&pcf8575 11 GPIO_ACTIVE_LOW>; gpios = <&pcf8575 11 GPIO_ACTIVE_LOW>;
linux,code = <28>; linux,code = <KEY_ENTER>;
label = "SW2-P"; label = "SW2-P";
}; };
up-key { up-key {
gpios = <&pcf8575 12 GPIO_ACTIVE_LOW>; gpios = <&pcf8575 12 GPIO_ACTIVE_LOW>;
linux,code = <103>; linux,code = <KEY_UP>;
label = "SW2-U"; label = "SW2-U";
}; };
down-key { down-key {
gpios = <&pcf8575 13 GPIO_ACTIVE_LOW>; gpios = <&pcf8575 13 GPIO_ACTIVE_LOW>;
linux,code = <108>; linux,code = <KEY_DOWN>;
label = "SW2-D"; label = "SW2-D";
}; };
home-key { home-key {
gpios = <&pcf8575 14 GPIO_ACTIVE_LOW>; gpios = <&pcf8575 14 GPIO_ACTIVE_LOW>;
linux,code = <102>; linux,code = <KEY_HOME>;
label = "SW1"; label = "SW1";
}; };
}; };

3
include/dt-bindings/clock/r8a7790-clock.h
View File

@ -50,6 +50,7 @@
#define R8A7790_CLK_SYS_DMAC0 19 #define R8A7790_CLK_SYS_DMAC0 19
/* MSTP3 */ /* MSTP3 */
#define R8A7790_CLK_IIC2 0
#define R8A7790_CLK_TPU0 4 #define R8A7790_CLK_TPU0 4
#define R8A7790_CLK_MMCIF1 5 #define R8A7790_CLK_MMCIF1 5
#define R8A7790_CLK_SDHI3 11 #define R8A7790_CLK_SDHI3 11
@ -57,6 +58,8 @@
#define R8A7790_CLK_SDHI1 13 #define R8A7790_CLK_SDHI1 13
#define R8A7790_CLK_SDHI0 14 #define R8A7790_CLK_SDHI0 14
#define R8A7790_CLK_MMCIF0 15 #define R8A7790_CLK_MMCIF0 15
#define R8A7790_CLK_IIC0 18
#define R8A7790_CLK_IIC1 23
#define R8A7790_CLK_SSUSB 28 #define R8A7790_CLK_SSUSB 28
#define R8A7790_CLK_CMT1 29 #define R8A7790_CLK_CMT1 29
#define R8A7790_CLK_USBDMAC0 30 #define R8A7790_CLK_USBDMAC0 30

3
include/dt-bindings/clock/r8a7791-clock.h
View File

@ -51,6 +51,8 @@
#define R8A7791_CLK_SDHI1 12 #define R8A7791_CLK_SDHI1 12
#define R8A7791_CLK_SDHI0 14 #define R8A7791_CLK_SDHI0 14
#define R8A7791_CLK_MMCIF0 15 #define R8A7791_CLK_MMCIF0 15
#define R8A7791_CLK_IIC0 18
#define R8A7791_CLK_IIC1 23
#define R8A7791_CLK_SSUSB 28 #define R8A7791_CLK_SSUSB 28
#define R8A7791_CLK_CMT1 29 #define R8A7791_CLK_CMT1 29
#define R8A7791_CLK_USBDMAC0 30 #define R8A7791_CLK_USBDMAC0 30
@ -61,6 +63,7 @@
#define R8A7791_CLK_PWM 23 #define R8A7791_CLK_PWM 23
/* MSTP7 */ /* MSTP7 */
#define R8A7791_CLK_EHCI 3
#define R8A7791_CLK_HSUSB 4 #define R8A7791_CLK_HSUSB 4
#define R8A7791_CLK_HSCIF2 13 #define R8A7791_CLK_HSCIF2 13
#define R8A7791_CLK_SCIF5 14 #define R8A7791_CLK_SCIF5 14