mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-22 20:23:57 +08:00
pinctrl: sh-pfc: r8a7795: Add HSCIF pins, groups, and functions
Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
Wolfram Sang
Geert Uytterhoeven
parent
b014912f6c
commit
7a362e3488
@ -2076,6 +2076,213 @@ static const unsigned int du_disp_mux[] = {
|
|||||||
DU_DISP_MARK,
|
DU_DISP_MARK,
|
||||||
};
|
};
|
||||||
|
|
||||||
|
/* - HSCIF0 ----------------------------------------------------------------- */
|
||||||
|
static const unsigned int hscif0_data_pins[] = {
|
||||||
|
/* RX, TX */
|
||||||
|
RCAR_GP_PIN(5, 13), RCAR_GP_PIN(5, 14),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif0_data_mux[] = {
|
||||||
|
HRX0_MARK, HTX0_MARK,
|
||||||
|
};
|
||||||
|
static const unsigned int hscif0_clk_pins[] = {
|
||||||
|
/* SCK */
|
||||||
|
RCAR_GP_PIN(5, 12),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif0_clk_mux[] = {
|
||||||
|
HSCK0_MARK,
|
||||||
|
};
|
||||||
|
static const unsigned int hscif0_ctrl_pins[] = {
|
||||||
|
/* RTS, CTS */
|
||||||
|
RCAR_GP_PIN(5, 16), RCAR_GP_PIN(5, 15),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif0_ctrl_mux[] = {
|
||||||
|
HRTS0_N_MARK, HCTS0_N_MARK,
|
||||||
|
};
|
||||||
|
/* - HSCIF1 ----------------------------------------------------------------- */
|
||||||
|
static const unsigned int hscif1_data_a_pins[] = {
|
||||||
|
/* RX, TX */
|
||||||
|
RCAR_GP_PIN(5, 5), RCAR_GP_PIN(5, 6),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif1_data_a_mux[] = {
|
||||||
|
HRX1_A_MARK, HTX1_A_MARK,
|
||||||
|
};
|
||||||
|
static const unsigned int hscif1_clk_a_pins[] = {
|
||||||
|
/* SCK */
|
||||||
|
RCAR_GP_PIN(6, 21),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif1_clk_a_mux[] = {
|
||||||
|
HSCK1_A_MARK,
|
||||||
|
};
|
||||||
|
static const unsigned int hscif1_ctrl_a_pins[] = {
|
||||||
|
/* RTS, CTS */
|
||||||
|
RCAR_GP_PIN(5, 8), RCAR_GP_PIN(5, 7),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif1_ctrl_a_mux[] = {
|
||||||
|
HRTS1_N_A_MARK, HCTS1_N_A_MARK,
|
||||||
|
};
|
||||||
|
|
||||||
|
static const unsigned int hscif1_data_b_pins[] = {
|
||||||
|
/* RX, TX */
|
||||||
|
RCAR_GP_PIN(5, 1), RCAR_GP_PIN(5, 2),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif1_data_b_mux[] = {
|
||||||
|
HRX1_B_MARK, HTX1_B_MARK,
|
||||||
|
};
|
||||||
|
static const unsigned int hscif1_clk_b_pins[] = {
|
||||||
|
/* SCK */
|
||||||
|
RCAR_GP_PIN(5, 0),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif1_clk_b_mux[] = {
|
||||||
|
HSCK1_B_MARK,
|
||||||
|
};
|
||||||
|
static const unsigned int hscif1_ctrl_b_pins[] = {
|
||||||
|
/* RTS, CTS */
|
||||||
|
RCAR_GP_PIN(5, 4), RCAR_GP_PIN(5, 3),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif1_ctrl_b_mux[] = {
|
||||||
|
HRTS1_N_B_MARK, HCTS1_N_B_MARK,
|
||||||
|
};
|
||||||
|
/* - HSCIF2 ----------------------------------------------------------------- */
|
||||||
|
static const unsigned int hscif2_data_a_pins[] = {
|
||||||
|
/* RX, TX */
|
||||||
|
RCAR_GP_PIN(6, 8), RCAR_GP_PIN(6, 9),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif2_data_a_mux[] = {
|
||||||
|
HRX2_A_MARK, HTX2_A_MARK,
|
||||||
|
};
|
||||||
|
static const unsigned int hscif2_clk_a_pins[] = {
|
||||||
|
/* SCK */
|
||||||
|
RCAR_GP_PIN(6, 10),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif2_clk_a_mux[] = {
|
||||||
|
HSCK2_A_MARK,
|
||||||
|
};
|
||||||
|
static const unsigned int hscif2_ctrl_a_pins[] = {
|
||||||
|
/* RTS, CTS */
|
||||||
|
RCAR_GP_PIN(6, 7), RCAR_GP_PIN(6, 6),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif2_ctrl_a_mux[] = {
|
||||||
|
HRTS2_N_A_MARK, HCTS2_N_A_MARK,
|
||||||
|
};
|
||||||
|
|
||||||
|
static const unsigned int hscif2_data_b_pins[] = {
|
||||||
|
/* RX, TX */
|
||||||
|
RCAR_GP_PIN(6, 17), RCAR_GP_PIN(6, 18),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif2_data_b_mux[] = {
|
||||||
|
HRX2_B_MARK, HTX2_B_MARK,
|
||||||
|
};
|
||||||
|
static const unsigned int hscif2_clk_b_pins[] = {
|
||||||
|
/* SCK */
|
||||||
|
RCAR_GP_PIN(6, 21),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif2_clk_b_mux[] = {
|
||||||
|
HSCK2_B_MARK,
|
||||||
|
};
|
||||||
|
static const unsigned int hscif2_ctrl_b_pins[] = {
|
||||||
|
/* RTS, CTS */
|
||||||
|
RCAR_GP_PIN(6, 20), RCAR_GP_PIN(6, 19),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif2_ctrl_b_mux[] = {
|
||||||
|
HRTS2_N_B_MARK, HCTS2_N_B_MARK,
|
||||||
|
};
|
||||||
|
|
||||||
|
static const unsigned int hscif2_data_c_pins[] = {
|
||||||
|
/* RX, TX */
|
||||||
|
RCAR_GP_PIN(6, 25), RCAR_GP_PIN(6, 26),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif2_data_c_mux[] = {
|
||||||
|
HRX2_C_MARK, HTX2_C_MARK,
|
||||||
|
};
|
||||||
|
static const unsigned int hscif2_clk_c_pins[] = {
|
||||||
|
/* SCK */
|
||||||
|
RCAR_GP_PIN(6, 24),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif2_clk_c_mux[] = {
|
||||||
|
HSCK2_C_MARK,
|
||||||
|
};
|
||||||
|
static const unsigned int hscif2_ctrl_c_pins[] = {
|
||||||
|
/* RTS, CTS */
|
||||||
|
RCAR_GP_PIN(6, 28), RCAR_GP_PIN(6, 27),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif2_ctrl_c_mux[] = {
|
||||||
|
HRTS2_N_C_MARK, HCTS2_N_C_MARK,
|
||||||
|
};
|
||||||
|
/* - HSCIF3 ----------------------------------------------------------------- */
|
||||||
|
static const unsigned int hscif3_data_a_pins[] = {
|
||||||
|
/* RX, TX */
|
||||||
|
RCAR_GP_PIN(1, 23), RCAR_GP_PIN(1, 24),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif3_data_a_mux[] = {
|
||||||
|
HRX3_A_MARK, HTX3_A_MARK,
|
||||||
|
};
|
||||||
|
static const unsigned int hscif3_clk_pins[] = {
|
||||||
|
/* SCK */
|
||||||
|
RCAR_GP_PIN(1, 22),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif3_clk_mux[] = {
|
||||||
|
HSCK3_MARK,
|
||||||
|
};
|
||||||
|
static const unsigned int hscif3_ctrl_pins[] = {
|
||||||
|
/* RTS, CTS */
|
||||||
|
RCAR_GP_PIN(1, 26), RCAR_GP_PIN(1, 25),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif3_ctrl_mux[] = {
|
||||||
|
HRTS3_N_MARK, HCTS3_N_MARK,
|
||||||
|
};
|
||||||
|
|
||||||
|
static const unsigned int hscif3_data_b_pins[] = {
|
||||||
|
/* RX, TX */
|
||||||
|
RCAR_GP_PIN(0, 10), RCAR_GP_PIN(0, 11),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif3_data_b_mux[] = {
|
||||||
|
HRX3_B_MARK, HTX3_B_MARK,
|
||||||
|
};
|
||||||
|
static const unsigned int hscif3_data_c_pins[] = {
|
||||||
|
/* RX, TX */
|
||||||
|
RCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 15),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif3_data_c_mux[] = {
|
||||||
|
HRX3_C_MARK, HTX3_C_MARK,
|
||||||
|
};
|
||||||
|
static const unsigned int hscif3_data_d_pins[] = {
|
||||||
|
/* RX, TX */
|
||||||
|
RCAR_GP_PIN(2, 7), RCAR_GP_PIN(2, 8),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif3_data_d_mux[] = {
|
||||||
|
HRX3_D_MARK, HTX3_D_MARK,
|
||||||
|
};
|
||||||
|
/* - HSCIF4 ----------------------------------------------------------------- */
|
||||||
|
static const unsigned int hscif4_data_a_pins[] = {
|
||||||
|
/* RX, TX */
|
||||||
|
RCAR_GP_PIN(1, 12), RCAR_GP_PIN(1, 13),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif4_data_a_mux[] = {
|
||||||
|
HRX4_A_MARK, HTX4_A_MARK,
|
||||||
|
};
|
||||||
|
static const unsigned int hscif4_clk_pins[] = {
|
||||||
|
/* SCK */
|
||||||
|
RCAR_GP_PIN(1, 11),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif4_clk_mux[] = {
|
||||||
|
HSCK4_MARK,
|
||||||
|
};
|
||||||
|
static const unsigned int hscif4_ctrl_pins[] = {
|
||||||
|
/* RTS, CTS */
|
||||||
|
RCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 14),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif4_ctrl_mux[] = {
|
||||||
|
HRTS4_N_MARK, HCTS4_N_MARK,
|
||||||
|
};
|
||||||
|
|
||||||
|
static const unsigned int hscif4_data_b_pins[] = {
|
||||||
|
/* RX, TX */
|
||||||
|
RCAR_GP_PIN(1, 8), RCAR_GP_PIN(1, 11),
|
||||||
|
};
|
||||||
|
static const unsigned int hscif4_data_b_mux[] = {
|
||||||
|
HRX4_B_MARK, HTX4_B_MARK,
|
||||||
|
};
|
||||||
|
|
||||||
/* - I2C -------------------------------------------------------------------- */
|
/* - I2C -------------------------------------------------------------------- */
|
||||||
static const unsigned int i2c1_a_pins[] = {
|
static const unsigned int i2c1_a_pins[] = {
|
||||||
/* SDA, SCL */
|
/* SDA, SCL */
|
||||||
@ -3673,6 +3880,34 @@ static const struct sh_pfc_pin_group pinmux_groups[] = {
|
|||||||
SH_PFC_PIN_GROUP(du_oddf),
|
SH_PFC_PIN_GROUP(du_oddf),
|
||||||
SH_PFC_PIN_GROUP(du_cde),
|
SH_PFC_PIN_GROUP(du_cde),
|
||||||
SH_PFC_PIN_GROUP(du_disp),
|
SH_PFC_PIN_GROUP(du_disp),
|
||||||
|
SH_PFC_PIN_GROUP(hscif0_data),
|
||||||
|
SH_PFC_PIN_GROUP(hscif0_clk),
|
||||||
|
SH_PFC_PIN_GROUP(hscif0_ctrl),
|
||||||
|
SH_PFC_PIN_GROUP(hscif1_data_a),
|
||||||
|
SH_PFC_PIN_GROUP(hscif1_clk_a),
|
||||||
|
SH_PFC_PIN_GROUP(hscif1_ctrl_a),
|
||||||
|
SH_PFC_PIN_GROUP(hscif1_data_b),
|
||||||
|
SH_PFC_PIN_GROUP(hscif1_clk_b),
|
||||||
|
SH_PFC_PIN_GROUP(hscif1_ctrl_b),
|
||||||
|
SH_PFC_PIN_GROUP(hscif2_data_a),
|
||||||
|
SH_PFC_PIN_GROUP(hscif2_clk_a),
|
||||||
|
SH_PFC_PIN_GROUP(hscif2_ctrl_a),
|
||||||
|
SH_PFC_PIN_GROUP(hscif2_data_b),
|
||||||
|
SH_PFC_PIN_GROUP(hscif2_clk_b),
|
||||||
|
SH_PFC_PIN_GROUP(hscif2_ctrl_b),
|
||||||
|
SH_PFC_PIN_GROUP(hscif2_data_c),
|
||||||
|
SH_PFC_PIN_GROUP(hscif2_clk_c),
|
||||||
|
SH_PFC_PIN_GROUP(hscif2_ctrl_c),
|
||||||
|
SH_PFC_PIN_GROUP(hscif3_data_a),
|
||||||
|
SH_PFC_PIN_GROUP(hscif3_clk),
|
||||||
|
SH_PFC_PIN_GROUP(hscif3_ctrl),
|
||||||
|
SH_PFC_PIN_GROUP(hscif3_data_b),
|
||||||
|
SH_PFC_PIN_GROUP(hscif3_data_c),
|
||||||
|
SH_PFC_PIN_GROUP(hscif3_data_d),
|
||||||
|
SH_PFC_PIN_GROUP(hscif4_data_a),
|
||||||
|
SH_PFC_PIN_GROUP(hscif4_clk),
|
||||||
|
SH_PFC_PIN_GROUP(hscif4_ctrl),
|
||||||
|
SH_PFC_PIN_GROUP(hscif4_data_b),
|
||||||
SH_PFC_PIN_GROUP(i2c1_a),
|
SH_PFC_PIN_GROUP(i2c1_a),
|
||||||
SH_PFC_PIN_GROUP(i2c1_b),
|
SH_PFC_PIN_GROUP(i2c1_b),
|
||||||
SH_PFC_PIN_GROUP(i2c2_a),
|
SH_PFC_PIN_GROUP(i2c2_a),
|
||||||
@ -3971,6 +4206,49 @@ static const char * const du_groups[] = {
|
|||||||
"du_disp",
|
"du_disp",
|
||||||
};
|
};
|
||||||
|
|
||||||
|
static const char * const hscif0_groups[] = {
|
||||||
|
"hscif0_data",
|
||||||
|
"hscif0_clk",
|
||||||
|
"hscif0_ctrl",
|
||||||
|
};
|
||||||
|
|
||||||
|
static const char * const hscif1_groups[] = {
|
||||||
|
"hscif1_data_a",
|
||||||
|
"hscif1_clk_a",
|
||||||
|
"hscif1_ctrl_a",
|
||||||
|
"hscif1_data_b",
|
||||||
|
"hscif1_clk_b",
|
||||||
|
"hscif1_ctrl_b",
|
||||||
|
};
|
||||||
|
|
||||||
|
static const char * const hscif2_groups[] = {
|
||||||
|
"hscif2_data_a",
|
||||||
|
"hscif2_clk_a",
|
||||||
|
"hscif2_ctrl_a",
|
||||||
|
"hscif2_data_b",
|
||||||
|
"hscif2_clk_b",
|
||||||
|
"hscif2_ctrl_b",
|
||||||
|
"hscif2_data_c",
|
||||||
|
"hscif2_clk_c",
|
||||||
|
"hscif2_ctrl_c",
|
||||||
|
};
|
||||||
|
|
||||||
|
static const char * const hscif3_groups[] = {
|
||||||
|
"hscif3_data_a",
|
||||||
|
"hscif3_clk",
|
||||||
|
"hscif3_ctrl",
|
||||||
|
"hscif3_data_b",
|
||||||
|
"hscif3_data_c",
|
||||||
|
"hscif3_data_d",
|
||||||
|
};
|
||||||
|
|
||||||
|
static const char * const hscif4_groups[] = {
|
||||||
|
"hscif4_data_a",
|
||||||
|
"hscif4_clk",
|
||||||
|
"hscif4_ctrl",
|
||||||
|
"hscif4_data_b",
|
||||||
|
};
|
||||||
|
|
||||||
static const char * const i2c1_groups[] = {
|
static const char * const i2c1_groups[] = {
|
||||||
"i2c1_a",
|
"i2c1_a",
|
||||||
"i2c1_b",
|
"i2c1_b",
|
||||||
@ -4285,6 +4563,11 @@ static const struct sh_pfc_function pinmux_functions[] = {
|
|||||||
SH_PFC_FUNCTION(drif2),
|
SH_PFC_FUNCTION(drif2),
|
||||||
SH_PFC_FUNCTION(drif3),
|
SH_PFC_FUNCTION(drif3),
|
||||||
SH_PFC_FUNCTION(du),
|
SH_PFC_FUNCTION(du),
|
||||||
|
SH_PFC_FUNCTION(hscif0),
|
||||||
|
SH_PFC_FUNCTION(hscif1),
|
||||||
|
SH_PFC_FUNCTION(hscif2),
|
||||||
|
SH_PFC_FUNCTION(hscif3),
|
||||||
|
SH_PFC_FUNCTION(hscif4),
|
||||||
SH_PFC_FUNCTION(i2c1),
|
SH_PFC_FUNCTION(i2c1),
|
||||||
SH_PFC_FUNCTION(i2c2),
|
SH_PFC_FUNCTION(i2c2),
|
||||||
SH_PFC_FUNCTION(i2c6),
|
SH_PFC_FUNCTION(i2c6),
|
||||||
|
|||||||
Loading…
Reference in New Issue
Block a user